mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-29 13:29:28 +00:00
f98f2ce29e
A new backend supporting AMD GPUs: Radeon HD2XXX - HD7XXX git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@169915 91177308-0d34-0410-b5e6-96231b3b80d8
50 lines
1.5 KiB
C++
50 lines
1.5 KiB
C++
//===-- AMDGPUCodeEmitter.h - AMDGPU Code Emitter interface -----------------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
/// \file
|
|
/// \brief CodeEmitter interface for R600 and SI codegen.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef AMDGPUCODEEMITTER_H
|
|
#define AMDGPUCODEEMITTER_H
|
|
|
|
namespace llvm {
|
|
|
|
class AMDGPUCodeEmitter {
|
|
public:
|
|
uint64_t getBinaryCodeForInstr(const MachineInstr &MI) const;
|
|
virtual uint64_t getMachineOpValue(const MachineInstr &MI,
|
|
const MachineOperand &MO) const { return 0; }
|
|
virtual unsigned GPR4AlignEncode(const MachineInstr &MI,
|
|
unsigned OpNo) const {
|
|
return 0;
|
|
}
|
|
virtual unsigned GPR2AlignEncode(const MachineInstr &MI,
|
|
unsigned OpNo) const {
|
|
return 0;
|
|
}
|
|
virtual uint64_t VOPPostEncode(const MachineInstr &MI,
|
|
uint64_t Value) const {
|
|
return Value;
|
|
}
|
|
virtual uint64_t i32LiteralEncode(const MachineInstr &MI,
|
|
unsigned OpNo) const {
|
|
return 0;
|
|
}
|
|
virtual uint32_t SMRDmemriEncode(const MachineInstr &MI, unsigned OpNo)
|
|
const {
|
|
return 0;
|
|
}
|
|
};
|
|
|
|
} // End namespace llvm
|
|
|
|
#endif // AMDGPUCODEEMITTER_H
|