mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-01 19:29:22 +00:00
51a3c27d6e
The schedule model is not complete yet, and could be improved. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@227461 91177308-0d34-0410-b5e6-96231b3b80d8
84 lines
4.2 KiB
LLVM
84 lines
4.2 KiB
LLVM
; RUN: llc -march=amdgcn -mcpu=SI -verify-machineinstrs < %s | FileCheck -check-prefix=SI -check-prefix=FUNC %s
|
|
; RUN: llc -march=amdgcn -mcpu=bonaire -verify-machineinstrs < %s | FileCheck -strict-whitespace -check-prefix=CI -check-prefix=FUNC %s
|
|
|
|
; FUNC-LABEL: {{^}}lds_atomic_cmpxchg_ret_i32_offset:
|
|
; SI: v_mov_b32_e32 [[VCMP:v[0-9]+]], 7
|
|
; SI: s_load_dword [[PTR:s[0-9]+]], s{{\[[0-9]+:[0-9]+\]}}, 0xb
|
|
; SI: s_load_dword [[SWAP:s[0-9]+]], s{{\[[0-9]+:[0-9]+\]}}, 0xc
|
|
; SI-DAG: v_mov_b32_e32 [[VPTR:v[0-9]+]], [[PTR]]
|
|
; SI-DAG: v_mov_b32_e32 [[VSWAP:v[0-9]+]], [[SWAP]]
|
|
; SI: ds_cmpst_rtn_b32 [[RESULT:v[0-9]+]], [[VPTR]], [[VCMP]], [[VSWAP]] offset:16 [M0]
|
|
; SI: s_endpgm
|
|
define void @lds_atomic_cmpxchg_ret_i32_offset(i32 addrspace(1)* %out, i32 addrspace(3)* %ptr, i32 %swap) nounwind {
|
|
%gep = getelementptr i32 addrspace(3)* %ptr, i32 4
|
|
%pair = cmpxchg i32 addrspace(3)* %gep, i32 7, i32 %swap seq_cst monotonic
|
|
%result = extractvalue { i32, i1 } %pair, 0
|
|
store i32 %result, i32 addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}lds_atomic_cmpxchg_ret_i64_offset:
|
|
; SI-DAG: v_mov_b32_e32 v[[LOVCMP:[0-9]+]], 7
|
|
; SI-DAG: v_mov_b32_e32 v[[HIVCMP:[0-9]+]], 0
|
|
; SI: s_load_dword [[PTR:s[0-9]+]], s{{\[[0-9]+:[0-9]+\]}}, 0xb
|
|
; SI: s_load_dwordx2 s{{\[}}[[LOSWAP:[0-9]+]]:[[HISWAP:[0-9]+]]{{\]}}, s{{\[[0-9]+:[0-9]+\]}}, 0xd
|
|
; SI-DAG: v_mov_b32_e32 [[VPTR:v[0-9]+]], [[PTR]]
|
|
; SI-DAG: v_mov_b32_e32 v[[LOSWAPV:[0-9]+]], s[[LOSWAP]]
|
|
; SI-DAG: v_mov_b32_e32 v[[HISWAPV:[0-9]+]], s[[HISWAP]]
|
|
; SI: ds_cmpst_rtn_b64 [[RESULT:v\[[0-9]+:[0-9]+\]]], [[VPTR]], v{{\[}}[[LOVCMP]]:[[HIVCMP]]{{\]}}, v{{\[}}[[LOSWAPV]]:[[HISWAPV]]{{\]}} offset:32 [M0]
|
|
; SI: buffer_store_dwordx2 [[RESULT]],
|
|
; SI: s_endpgm
|
|
define void @lds_atomic_cmpxchg_ret_i64_offset(i64 addrspace(1)* %out, i64 addrspace(3)* %ptr, i64 %swap) nounwind {
|
|
%gep = getelementptr i64 addrspace(3)* %ptr, i32 4
|
|
%pair = cmpxchg i64 addrspace(3)* %gep, i64 7, i64 %swap seq_cst monotonic
|
|
%result = extractvalue { i64, i1 } %pair, 0
|
|
store i64 %result, i64 addrspace(1)* %out, align 8
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}lds_atomic_cmpxchg_ret_i32_bad_si_offset
|
|
; SI: ds_cmpst_rtn_b32 v{{[0-9]+}}, v{{[0-9]+}}, v{{[0-9]+}}, v{{[0-9]+}}
|
|
; CI: ds_cmpst_rtn_b32 v{{[0-9]+}}, v{{[0-9]+}}, v{{[0-9]+}}, v{{[0-9]+}} offset:16 [M0]
|
|
; SI: s_endpgm
|
|
define void @lds_atomic_cmpxchg_ret_i32_bad_si_offset(i32 addrspace(1)* %out, i32 addrspace(3)* %ptr, i32 %swap, i32 %a, i32 %b) nounwind {
|
|
%sub = sub i32 %a, %b
|
|
%add = add i32 %sub, 4
|
|
%gep = getelementptr i32 addrspace(3)* %ptr, i32 %add
|
|
%pair = cmpxchg i32 addrspace(3)* %gep, i32 7, i32 %swap seq_cst monotonic
|
|
%result = extractvalue { i32, i1 } %pair, 0
|
|
store i32 %result, i32 addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}lds_atomic_cmpxchg_noret_i32_offset:
|
|
; SI: s_load_dword [[PTR:s[0-9]+]], s{{\[[0-9]+:[0-9]+\]}}, 0x9
|
|
; SI: s_load_dword [[SWAP:s[0-9]+]], s{{\[[0-9]+:[0-9]+\]}}, 0xa
|
|
; SI-DAG: v_mov_b32_e32 [[VCMP:v[0-9]+]], 7
|
|
; SI-DAG: v_mov_b32_e32 [[VPTR:v[0-9]+]], [[PTR]]
|
|
; SI-DAG: v_mov_b32_e32 [[VSWAP:v[0-9]+]], [[SWAP]]
|
|
; SI: ds_cmpst_b32 [[VPTR]], [[VCMP]], [[VSWAP]] offset:16 [M0]
|
|
; SI: s_endpgm
|
|
define void @lds_atomic_cmpxchg_noret_i32_offset(i32 addrspace(3)* %ptr, i32 %swap) nounwind {
|
|
%gep = getelementptr i32 addrspace(3)* %ptr, i32 4
|
|
%pair = cmpxchg i32 addrspace(3)* %gep, i32 7, i32 %swap seq_cst monotonic
|
|
%result = extractvalue { i32, i1 } %pair, 0
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}lds_atomic_cmpxchg_noret_i64_offset:
|
|
; SI: s_load_dword [[PTR:s[0-9]+]], s{{\[[0-9]+:[0-9]+\]}}, 0x9
|
|
; SI: s_load_dwordx2 s{{\[}}[[LOSWAP:[0-9]+]]:[[HISWAP:[0-9]+]]{{\]}}, s{{\[[0-9]+:[0-9]+\]}}, 0xb
|
|
; SI-DAG: v_mov_b32_e32 v[[LOVCMP:[0-9]+]], 7
|
|
; SI-DAG: v_mov_b32_e32 v[[HIVCMP:[0-9]+]], 0
|
|
; SI-DAG: v_mov_b32_e32 [[VPTR:v[0-9]+]], [[PTR]]
|
|
; SI-DAG: v_mov_b32_e32 v[[LOSWAPV:[0-9]+]], s[[LOSWAP]]
|
|
; SI-DAG: v_mov_b32_e32 v[[HISWAPV:[0-9]+]], s[[HISWAP]]
|
|
; SI: ds_cmpst_b64 [[VPTR]], v{{\[}}[[LOVCMP]]:[[HIVCMP]]{{\]}}, v{{\[}}[[LOSWAPV]]:[[HISWAPV]]{{\]}} offset:32 [M0]
|
|
; SI: s_endpgm
|
|
define void @lds_atomic_cmpxchg_noret_i64_offset(i64 addrspace(3)* %ptr, i64 %swap) nounwind {
|
|
%gep = getelementptr i64 addrspace(3)* %ptr, i32 4
|
|
%pair = cmpxchg i64 addrspace(3)* %gep, i64 7, i64 %swap seq_cst monotonic
|
|
%result = extractvalue { i64, i1 } %pair, 0
|
|
ret void
|
|
}
|