mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-31 12:30:06 +00:00
TargetIRAnalysis access path directly rather than implementing getTTI. This even removes getTTI from the interface. It's more efficient for each target to just register a precise callback that creates their specific TTI. As part of this, all of the targets which are building their subtargets individually per-function now build their TTI instance with the function and thus look up the correct subtarget and cache it. NVPTX, R600, and XCore currently don't leverage this functionality, but its trivial for them to add it now. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@227735 91177308-0d34-0410-b5e6-96231b3b80d8
98 lines
3.1 KiB
C++
98 lines
3.1 KiB
C++
//===-- MipsTargetMachine.h - Define TargetMachine for Mips -----*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file declares the Mips specific subclass of TargetMachine.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_MIPS_MIPSTARGETMACHINE_H
|
|
#define LLVM_LIB_TARGET_MIPS_MIPSTARGETMACHINE_H
|
|
|
|
#include "MipsSubtarget.h"
|
|
#include "llvm/CodeGen/BasicTTIImpl.h"
|
|
#include "llvm/CodeGen/Passes.h"
|
|
#include "llvm/CodeGen/SelectionDAGISel.h"
|
|
#include "llvm/Target/TargetFrameLowering.h"
|
|
#include "llvm/Target/TargetMachine.h"
|
|
#include "MCTargetDesc/MipsABIInfo.h"
|
|
|
|
namespace llvm {
|
|
class formatted_raw_ostream;
|
|
class MipsRegisterInfo;
|
|
|
|
class MipsTargetMachine : public LLVMTargetMachine {
|
|
bool isLittle;
|
|
std::unique_ptr<TargetLoweringObjectFile> TLOF;
|
|
// Selected ABI
|
|
MipsABIInfo ABI;
|
|
const DataLayout DL; // Calculates type size & alignment
|
|
MipsSubtarget *Subtarget;
|
|
MipsSubtarget DefaultSubtarget;
|
|
MipsSubtarget NoMips16Subtarget;
|
|
MipsSubtarget Mips16Subtarget;
|
|
|
|
mutable StringMap<std::unique_ptr<MipsSubtarget>> SubtargetMap;
|
|
|
|
public:
|
|
MipsTargetMachine(const Target &T, StringRef TT, StringRef CPU, StringRef FS,
|
|
const TargetOptions &Options, Reloc::Model RM,
|
|
CodeModel::Model CM, CodeGenOpt::Level OL, bool isLittle);
|
|
~MipsTargetMachine() override;
|
|
|
|
TargetIRAnalysis getTargetIRAnalysis() override;
|
|
|
|
const DataLayout *getDataLayout() const override { return &DL; }
|
|
const MipsSubtarget *getSubtargetImpl() const override {
|
|
if (Subtarget)
|
|
return Subtarget;
|
|
return &DefaultSubtarget;
|
|
}
|
|
|
|
const MipsSubtarget *getSubtargetImpl(const Function &F) const override;
|
|
|
|
/// \brief Reset the subtarget for the Mips target.
|
|
void resetSubtarget(MachineFunction *MF);
|
|
|
|
// Pass Pipeline Configuration
|
|
TargetPassConfig *createPassConfig(PassManagerBase &PM) override;
|
|
|
|
TargetLoweringObjectFile *getObjFileLowering() const override {
|
|
return TLOF.get();
|
|
}
|
|
|
|
bool isLittleEndian() const { return isLittle; }
|
|
const MipsABIInfo &getABI() const { return ABI; }
|
|
};
|
|
|
|
/// MipsebTargetMachine - Mips32/64 big endian target machine.
|
|
///
|
|
class MipsebTargetMachine : public MipsTargetMachine {
|
|
virtual void anchor();
|
|
public:
|
|
MipsebTargetMachine(const Target &T, StringRef TT,
|
|
StringRef CPU, StringRef FS, const TargetOptions &Options,
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
CodeGenOpt::Level OL);
|
|
};
|
|
|
|
/// MipselTargetMachine - Mips32/64 little endian target machine.
|
|
///
|
|
class MipselTargetMachine : public MipsTargetMachine {
|
|
virtual void anchor();
|
|
public:
|
|
MipselTargetMachine(const Target &T, StringRef TT,
|
|
StringRef CPU, StringRef FS, const TargetOptions &Options,
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
CodeGenOpt::Level OL);
|
|
};
|
|
|
|
} // End llvm namespace
|
|
|
|
#endif
|