mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 20:29:48 +00:00
71f56c4aac
Previously print+verify passes were added in a very unsystematic way, which is annoying when debugging as you miss intermediate steps and allows bugs to stay unnotice when no verification is performed. To make this change practical I added the possibility to explicitely disable verification. I used this option on all places where no verification was performed previously (because alot of places actually don't pass the MachineVerifier). In the long term these problems should be fixed properly and verification enabled after each pass. I'll enable some more verification in subsequent commits. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@224042 91177308-0d34-0410-b5e6-96231b3b80d8
71 lines
2.3 KiB
C++
71 lines
2.3 KiB
C++
//===-- MSP430TargetMachine.cpp - Define TargetMachine for MSP430 ---------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// Top-level implementation for the MSP430 target.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "MSP430TargetMachine.h"
|
|
#include "llvm/CodeGen/TargetLoweringObjectFileImpl.h"
|
|
#include "MSP430.h"
|
|
#include "llvm/CodeGen/Passes.h"
|
|
#include "llvm/MC/MCAsmInfo.h"
|
|
#include "llvm/PassManager.h"
|
|
#include "llvm/Support/TargetRegistry.h"
|
|
using namespace llvm;
|
|
|
|
extern "C" void LLVMInitializeMSP430Target() {
|
|
// Register the target.
|
|
RegisterTargetMachine<MSP430TargetMachine> X(TheMSP430Target);
|
|
}
|
|
|
|
MSP430TargetMachine::MSP430TargetMachine(const Target &T, StringRef TT,
|
|
StringRef CPU, StringRef FS,
|
|
const TargetOptions &Options,
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
CodeGenOpt::Level OL)
|
|
: LLVMTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL),
|
|
TLOF(make_unique<TargetLoweringObjectFileELF>()),
|
|
Subtarget(TT, CPU, FS, *this) {
|
|
initAsmInfo();
|
|
}
|
|
|
|
MSP430TargetMachine::~MSP430TargetMachine() {}
|
|
|
|
namespace {
|
|
/// MSP430 Code Generator Pass Configuration Options.
|
|
class MSP430PassConfig : public TargetPassConfig {
|
|
public:
|
|
MSP430PassConfig(MSP430TargetMachine *TM, PassManagerBase &PM)
|
|
: TargetPassConfig(TM, PM) {}
|
|
|
|
MSP430TargetMachine &getMSP430TargetMachine() const {
|
|
return getTM<MSP430TargetMachine>();
|
|
}
|
|
|
|
bool addInstSelector() override;
|
|
void addPreEmitPass() override;
|
|
};
|
|
} // namespace
|
|
|
|
TargetPassConfig *MSP430TargetMachine::createPassConfig(PassManagerBase &PM) {
|
|
return new MSP430PassConfig(this, PM);
|
|
}
|
|
|
|
bool MSP430PassConfig::addInstSelector() {
|
|
// Install an instruction selector.
|
|
addPass(createMSP430ISelDag(getMSP430TargetMachine(), getOptLevel()));
|
|
return false;
|
|
}
|
|
|
|
void MSP430PassConfig::addPreEmitPass() {
|
|
// Must run branch selection immediately preceding the asm printer.
|
|
addPass(createMSP430BranchSelectionPass(), false);
|
|
}
|