mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-28 04:33:05 +00:00
f86c5472c0
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@206175 91177308-0d34-0410-b5e6-96231b3b80d8
67 lines
1.8 KiB
LLVM
67 lines
1.8 KiB
LLVM
; RUN: llc -verify-machineinstrs < %s -mtriple=aarch64-none-linux-gnu | FileCheck --check-prefix=CHECK --check-prefix=CHECK-LE %s
|
|
; RUN: llc -verify-machineinstrs < %s -mtriple=aarch64_be-none-linux-gnu | FileCheck --check-prefix=CHECK --check-prefix=CHECK-BE %s
|
|
; RUN: llc -verify-machineinstrs < %s -mtriple=arm64-apple-ios7.0 | FileCheck --check-prefix=CHECK --check-prefix=CHECK-LE %s
|
|
|
|
define i128 @test_simple(i128 %a, i128 %b, i128 %c) {
|
|
; CHECK-LABEL: test_simple:
|
|
|
|
%valadd = add i128 %a, %b
|
|
; CHECK-LE: adds [[ADDLO:x[0-9]+]], x0, x2
|
|
; CHECK-LE-NEXT: adcs [[ADDHI:x[0-9]+]], x1, x3
|
|
; CHECK-BE: adds [[ADDLO:x[0-9]+]], x1, x3
|
|
; CHECK-BE-NEXT: adcs [[ADDHI:x[0-9]+]], x0, x2
|
|
|
|
%valsub = sub i128 %valadd, %c
|
|
; CHECK-LE: subs x0, [[ADDLO]], x4
|
|
; CHECK-LE: sbcs x1, [[ADDHI]], x5
|
|
; CHECK-BE: subs x1, [[ADDLO]], x5
|
|
; CHECK-BE: sbcs x0, [[ADDHI]], x4
|
|
|
|
ret i128 %valsub
|
|
; CHECK: ret
|
|
}
|
|
|
|
define i128 @test_imm(i128 %a) {
|
|
; CHECK-LABEL: test_imm:
|
|
|
|
%val = add i128 %a, 12
|
|
; CHECK-LE: adds x0, x0, #12
|
|
; CHECK-LE: adcs x1, x1, {{x[0-9]|xzr}}
|
|
; CHECK-BE: adds x1, x1, #12
|
|
; CHECK-BE: adcs x0, x0, {{x[0-9]|xzr}}
|
|
|
|
ret i128 %val
|
|
; CHECK: ret
|
|
}
|
|
|
|
define i128 @test_shifted(i128 %a, i128 %b) {
|
|
; CHECK-LABEL: test_shifted:
|
|
|
|
%rhs = shl i128 %b, 45
|
|
|
|
%val = add i128 %a, %rhs
|
|
; CHECK-LE: adds x0, x0, x2, lsl #45
|
|
; CHECK-LE: adcs x1, x1, {{x[0-9]}}
|
|
; CHECK-BE: adds x1, x1, x3, lsl #45
|
|
; CHECK-BE: adcs x0, x0, {{x[0-9]}}
|
|
|
|
ret i128 %val
|
|
; CHECK: ret
|
|
}
|
|
|
|
define i128 @test_extended(i128 %a, i16 %b) {
|
|
; CHECK-LABEL: test_extended:
|
|
|
|
%ext = sext i16 %b to i128
|
|
%rhs = shl i128 %ext, 3
|
|
|
|
%val = add i128 %a, %rhs
|
|
; CHECK-LE: adds x0, x0, w2, sxth #3
|
|
; CHECK-LE: adcs x1, x1, {{x[0-9]}}
|
|
; CHECK-BE: adds x1, x1, w2, sxth #3
|
|
; CHECK-BE: adcs x0, x0, {{x[0-9]}}
|
|
|
|
ret i128 %val
|
|
; CHECK: ret
|
|
}
|