mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-06 09:54:49 +00:00
815af82b74
When checking the availability of instructions using the TLI, a 'promoted' instruction IS available. It means that the value is bitcasted to another type for which there is an operation. The correct check for the availablity of an instruction is to check if it should be expanded. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@142542 91177308-0d34-0410-b5e6-96231b3b80d8
61 lines
1.5 KiB
LLVM
61 lines
1.5 KiB
LLVM
; RUN: llc < %s -march=x86 -mcpu=yonah -mattr=+sse2,-sse41 | FileCheck %s
|
|
|
|
; CHECK: vsel_float
|
|
; CHECK: pandn
|
|
; CHECK: pand
|
|
; CHECK: por
|
|
; CHECK: ret
|
|
define void@vsel_float(<4 x float>* %v1, <4 x float>* %v2) {
|
|
%A = load <4 x float>* %v1
|
|
%B = load <4 x float>* %v2
|
|
%vsel = select <4 x i1> <i1 true, i1 false, i1 false, i1 false>, <4 x float> %A, <4 x float> %B
|
|
store <4 x float > %vsel, <4 x float>* %v1
|
|
ret void
|
|
}
|
|
|
|
; CHECK: vsel_i32
|
|
; CHECK: pandn
|
|
; CHECK: pand
|
|
; CHECK: por
|
|
; CHECK: ret
|
|
define void@vsel_i32(<4 x i32>* %v1, <4 x i32>* %v2) {
|
|
%A = load <4 x i32>* %v1
|
|
%B = load <4 x i32>* %v2
|
|
%vsel = select <4 x i1> <i1 true, i1 false, i1 false, i1 false>, <4 x i32> %A, <4 x i32> %B
|
|
store <4 x i32 > %vsel, <4 x i32>* %v1
|
|
ret void
|
|
}
|
|
|
|
; CHECK: vsel_i64
|
|
; CHECK: pxor
|
|
; CHECK: pand
|
|
; CHECK: andnps
|
|
; CHECK: orps
|
|
; CHECK: ret
|
|
|
|
define void@vsel_i64(<4 x i64>* %v1, <4 x i64>* %v2) {
|
|
%A = load <4 x i64>* %v1
|
|
%B = load <4 x i64>* %v2
|
|
%vsel = select <4 x i1> <i1 true, i1 false, i1 false, i1 false>, <4 x i64> %A, <4 x i64> %B
|
|
store <4 x i64 > %vsel, <4 x i64>* %v1
|
|
ret void
|
|
}
|
|
|
|
; CHECK: vsel_double
|
|
; CHECK: pxor
|
|
; CHECK: pand
|
|
; CHECK: andnps
|
|
; CHECK: orps
|
|
; CHECK: ret
|
|
|
|
|
|
define void@vsel_double(<4 x double>* %v1, <4 x double>* %v2) {
|
|
%A = load <4 x double>* %v1
|
|
%B = load <4 x double>* %v2
|
|
%vsel = select <4 x i1> <i1 true, i1 false, i1 false, i1 false>, <4 x double> %A, <4 x double> %B
|
|
store <4 x double > %vsel, <4 x double>* %v1
|
|
ret void
|
|
}
|
|
|
|
|