6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-11-04 22:07:27 +00:00
Code Issues Projects Releases Wiki Activity
75e290f67a
llvm-6502/test/CodeGen
History
Chris Lattner d96428597b Fix a significant code quality regression I introduced on PPC64 quite 
a while ago.  We now produce:

_foo:
	mflr r0
	std r0, 16(r1)
	ld r2, 16(r1)
	std r2, 0(r3)
	ld r0, 16(r1)
	mtlr r0
	blr 

instead of:

_foo:
	mflr r0
	std r0, 16(r1)
	lis r0, 0
	ori r0, r0, 16
	ldx r2, r1, r0
	std r2, 0(r3)
	ld r0, 16(r1)
	mtlr r0
	blr 

for:

void foo(void **X) {
  *X = __builtin_return_address(0);
}

on ppc64.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@44701 91177308-0d34-0410-b5e6-96231b3b80d8
2007-12-08 07:04:58 +00:00
..
Alpha xfail a test 2007-11-28 05:37:13 +00:00
ARM Turning simple splitting on. Start testing new coalescer heuristics as new llcbeta. 2007-12-06 08:54:31 +00:00
CBackend
Generic upgrade this test 2007-11-28 18:22:12 +00:00
IA64
PowerPC Fix a significant code quality regression I introduced on PPC64 quite 2007-12-08 07:04:58 +00:00
SPARC
X86 Much improved v8i16 shuffles. (Step 1). 2007-12-07 08:07:39 +00:00