mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-24 22:32:47 +00:00
38c6b58eec
Summary: AsmPrinter::EmitInlineAsm() will no longer use the EmitRawText() call for targets with mature MC support. Such targets will always parse the inline assembly (even when emitting assembly). Targets without mature MC support continue to use EmitRawText() for assembly output. The hasRawTextSupport() check in AsmPrinter::EmitInlineAsm() has been replaced with MCAsmInfo::UseIntegratedAs which when true, causes the integrated assembler to parse inline assembly (even when emitting assembly output). UseIntegratedAs is set to true for targets that consider any failure to parse valid assembly to be a bug. Target specific subclasses generally enable the integrated assembler in their constructor. The default value can be overridden with -no-integrated-as. All tests that rely on inline assembly supporting invalid assembly (for example, those that use mnemonics such as 'foo' or 'hello world') have been updated to disable the integrated assembler. Changes since review (and last commit attempt): - Fixed test failures that were missed due to configuration of local build. (fixes crash.ll and a couple others). - Fixed tests that happened to pass because the local build was on X86 (should fix 2007-12-17-InvokeAsm.ll) - mature-mc-support.ll's should no longer require all targets to be compiled. (should fix ARM and PPC buildbots) - Object output (-filetype=obj and similar) now forces the integrated assembler to be enabled regardless of default setting or -no-integrated-as. (should fix SystemZ buildbots) Reviewers: rafael Reviewed By: rafael CC: llvm-commits Differential Revision: http://llvm-reviews.chandlerc.com/D2686 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@201333 91177308-0d34-0410-b5e6-96231b3b80d8
32 lines
953 B
LLVM
32 lines
953 B
LLVM
; RUN: llc < %s -march=arm -no-integrated-as
|
|
|
|
; Test ARM-mode "I" constraint, for any Data Processing immediate.
|
|
define i32 @testI(i32 %x) {
|
|
%y = call i32 asm "add $0, $1, $2", "=r,r,I"( i32 %x, i32 65280 ) nounwind
|
|
ret i32 %y
|
|
}
|
|
|
|
; Test ARM-mode "J" constraint, for compatibility with unknown use in GCC.
|
|
define void @testJ() {
|
|
tail call void asm sideeffect ".word $0", "J"( i32 4080 ) nounwind
|
|
ret void
|
|
}
|
|
|
|
; Test ARM-mode "K" constraint, for bitwise inverted Data Processing immediates.
|
|
define void @testK() {
|
|
tail call void asm sideeffect ".word $0", "K"( i32 16777215 ) nounwind
|
|
ret void
|
|
}
|
|
|
|
; Test ARM-mode "L" constraint, for negated Data Processing immediates.
|
|
define void @testL() {
|
|
tail call void asm sideeffect ".word $0", "L"( i32 -65280 ) nounwind
|
|
ret void
|
|
}
|
|
|
|
; Test ARM-mode "M" constraint, for value between 0 and 32.
|
|
define i32 @testM(i32 %x) {
|
|
%y = call i32 asm "lsl $0, $1, $2", "=r,r,M"( i32 %x, i32 31 ) nounwind
|
|
ret i32 %y
|
|
}
|