mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-08 18:30:04 +00:00
ade705c6e5
This re-applies r225808, fixed to avoid problems with SDAG dependencies along
with the preceding fix to ScheduleDAGSDNodes::RegDefIter::InitNodeNumDefs.
These problems caused the original regression tests to assert/segfault on many
(but not all) systems.
Original commit message:
This commit does two things:
1. Refactors PPCFastISel to use more of the common infrastructure for call
lowering (this lets us take advantage of this common code for lowering some
common intrinsics, stackmap/patchpoint among them).
2. Adds support for stackmap/patchpoint lowering. For the most part, this is
very similar to the support in the AArch64 target, with the obvious differences
(different registers, NOP instructions, etc.). The test cases are adapted
from the AArch64 test cases.
One difference of note is that the patchpoint call sequence takes 24 bytes, so
you can't use less than that (on AArch64 you can go down to 16). Also, as noted
in the docs, we take the patchpoint address to be the actual code address
(assuming the call is local in the TOC-sharing sense), which should yield
higher performance than generating the full cross-DSO indirect-call sequence
and is likely just as useful for JITed code (if not, we'll change it).
StackMaps and Patchpoints are still marked as experimental, and so this support
is doubly experimental. So go ahead and experiment!
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@225909 91177308-0d34-0410-b5e6-96231b3b80d8
116 lines
4.2 KiB
C++
116 lines
4.2 KiB
C++
//===-- PPCRegisterInfo.h - PowerPC Register Information Impl ---*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the PowerPC implementation of the TargetRegisterInfo
|
|
// class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_POWERPC_PPCREGISTERINFO_H
|
|
#define LLVM_LIB_TARGET_POWERPC_PPCREGISTERINFO_H
|
|
|
|
#include "PPC.h"
|
|
#include "llvm/ADT/DenseMap.h"
|
|
|
|
#define GET_REGINFO_HEADER
|
|
#include "PPCGenRegisterInfo.inc"
|
|
|
|
namespace llvm {
|
|
class PPCSubtarget;
|
|
class TargetInstrInfo;
|
|
class Type;
|
|
|
|
class PPCRegisterInfo : public PPCGenRegisterInfo {
|
|
DenseMap<unsigned, unsigned> ImmToIdxMap;
|
|
const PPCSubtarget &Subtarget;
|
|
public:
|
|
PPCRegisterInfo(const PPCSubtarget &SubTarget);
|
|
|
|
/// getPointerRegClass - Return the register class to use to hold pointers.
|
|
/// This is used for addressing modes.
|
|
const TargetRegisterClass *
|
|
getPointerRegClass(const MachineFunction &MF, unsigned Kind=0) const override;
|
|
|
|
unsigned getRegPressureLimit(const TargetRegisterClass *RC,
|
|
MachineFunction &MF) const override;
|
|
|
|
const TargetRegisterClass*
|
|
getLargestLegalSuperClass(const TargetRegisterClass *RC) const override;
|
|
|
|
/// Code Generation virtual methods...
|
|
const MCPhysReg *
|
|
getCalleeSavedRegs(const MachineFunction* MF =nullptr) const override;
|
|
const uint32_t *getCallPreservedMask(CallingConv::ID CC) const override;
|
|
const uint32_t *getNoPreservedMask() const;
|
|
|
|
void adjustStackMapLiveOutMask(uint32_t *Mask) const override;
|
|
|
|
BitVector getReservedRegs(const MachineFunction &MF) const override;
|
|
|
|
/// We require the register scavenger.
|
|
bool requiresRegisterScavenging(const MachineFunction &MF) const override {
|
|
return true;
|
|
}
|
|
|
|
bool requiresFrameIndexScavenging(const MachineFunction &MF) const override {
|
|
return true;
|
|
}
|
|
|
|
bool trackLivenessAfterRegAlloc(const MachineFunction &MF) const override {
|
|
return true;
|
|
}
|
|
|
|
bool requiresVirtualBaseRegisters(const MachineFunction &MF) const override {
|
|
return true;
|
|
}
|
|
|
|
void lowerDynamicAlloc(MachineBasicBlock::iterator II) const;
|
|
void lowerCRSpilling(MachineBasicBlock::iterator II,
|
|
unsigned FrameIndex) const;
|
|
void lowerCRRestore(MachineBasicBlock::iterator II,
|
|
unsigned FrameIndex) const;
|
|
void lowerCRBitSpilling(MachineBasicBlock::iterator II,
|
|
unsigned FrameIndex) const;
|
|
void lowerCRBitRestore(MachineBasicBlock::iterator II,
|
|
unsigned FrameIndex) const;
|
|
void lowerVRSAVESpilling(MachineBasicBlock::iterator II,
|
|
unsigned FrameIndex) const;
|
|
void lowerVRSAVERestore(MachineBasicBlock::iterator II,
|
|
unsigned FrameIndex) const;
|
|
|
|
bool hasReservedSpillSlot(const MachineFunction &MF, unsigned Reg,
|
|
int &FrameIdx) const override;
|
|
void eliminateFrameIndex(MachineBasicBlock::iterator II,
|
|
int SPAdj, unsigned FIOperandNum,
|
|
RegScavenger *RS = nullptr) const override;
|
|
|
|
// Support for virtual base registers.
|
|
bool needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const override;
|
|
void materializeFrameBaseRegister(MachineBasicBlock *MBB,
|
|
unsigned BaseReg, int FrameIdx,
|
|
int64_t Offset) const override;
|
|
void resolveFrameIndex(MachineInstr &MI, unsigned BaseReg,
|
|
int64_t Offset) const override;
|
|
bool isFrameOffsetLegal(const MachineInstr *MI,
|
|
int64_t Offset) const override;
|
|
|
|
// Debug information queries.
|
|
unsigned getFrameRegister(const MachineFunction &MF) const override;
|
|
|
|
// Base pointer (stack realignment) support.
|
|
unsigned getBaseRegister(const MachineFunction &MF) const;
|
|
bool hasBasePointer(const MachineFunction &MF) const;
|
|
bool canRealignStack(const MachineFunction &MF) const;
|
|
bool needsStackRealignment(const MachineFunction &MF) const override;
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif
|