mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-21 16:31:16 +00:00
c537f79dcd
- Clear 'mayStore' flag when loading from the atomic variable before the spin loop - Clear kill flag from one use to multiple use in registers forming the address to that atomic variable - don't use a physical register as live-in register in BB (neither entry nor landing pad.) by copying it into virtual register (patch by Cameron Zwarich) git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@176538 91177308-0d34-0410-b5e6-96231b3b80d8
209 lines
4.5 KiB
LLVM
209 lines
4.5 KiB
LLVM
; RUN: llc < %s -O0 -march=x86 -mcpu=corei7 -verify-machineinstrs | FileCheck %s --check-prefix X32
|
|
|
|
@sc64 = external global i64
|
|
|
|
define void @atomic_fetch_add64() nounwind {
|
|
; X32: atomic_fetch_add64
|
|
entry:
|
|
%t1 = atomicrmw add i64* @sc64, i64 1 acquire
|
|
; X32: addl
|
|
; X32: adcl
|
|
; X32: lock
|
|
; X32: cmpxchg8b
|
|
%t2 = atomicrmw add i64* @sc64, i64 3 acquire
|
|
; X32: addl
|
|
; X32: adcl
|
|
; X32: lock
|
|
; X32: cmpxchg8b
|
|
%t3 = atomicrmw add i64* @sc64, i64 5 acquire
|
|
; X32: addl
|
|
; X32: adcl
|
|
; X32: lock
|
|
; X32: cmpxchg8b
|
|
%t4 = atomicrmw add i64* @sc64, i64 %t3 acquire
|
|
; X32: addl
|
|
; X32: adcl
|
|
; X32: lock
|
|
; X32: cmpxchg8b
|
|
ret void
|
|
; X32: ret
|
|
}
|
|
|
|
define void @atomic_fetch_sub64() nounwind {
|
|
; X32: atomic_fetch_sub64
|
|
%t1 = atomicrmw sub i64* @sc64, i64 1 acquire
|
|
; X32: subl
|
|
; X32: sbbl
|
|
; X32: lock
|
|
; X32: cmpxchg8b
|
|
%t2 = atomicrmw sub i64* @sc64, i64 3 acquire
|
|
; X32: subl
|
|
; X32: sbbl
|
|
; X32: lock
|
|
; X32: cmpxchg8b
|
|
%t3 = atomicrmw sub i64* @sc64, i64 5 acquire
|
|
; X32: subl
|
|
; X32: sbbl
|
|
; X32: lock
|
|
; X32: cmpxchg8b
|
|
%t4 = atomicrmw sub i64* @sc64, i64 %t3 acquire
|
|
; X32: subl
|
|
; X32: sbbl
|
|
; X32: lock
|
|
; X32: cmpxchg8b
|
|
ret void
|
|
; X32: ret
|
|
}
|
|
|
|
define void @atomic_fetch_and64() nounwind {
|
|
; X32: atomic_fetch_and64
|
|
%t1 = atomicrmw and i64* @sc64, i64 3 acquire
|
|
; X32: andl
|
|
; X32: andl
|
|
; X32: lock
|
|
; X32: cmpxchg8b
|
|
%t2 = atomicrmw and i64* @sc64, i64 5 acquire
|
|
; X32: andl
|
|
; X32: andl
|
|
; X32: lock
|
|
; X32: cmpxchg8b
|
|
%t3 = atomicrmw and i64* @sc64, i64 %t2 acquire
|
|
; X32: andl
|
|
; X32: andl
|
|
; X32: lock
|
|
; X32: cmpxchg8b
|
|
ret void
|
|
; X32: ret
|
|
}
|
|
|
|
define void @atomic_fetch_or64() nounwind {
|
|
; X32: atomic_fetch_or64
|
|
%t1 = atomicrmw or i64* @sc64, i64 3 acquire
|
|
; X32: orl
|
|
; X32: orl
|
|
; X32: lock
|
|
; X32: cmpxchg8b
|
|
%t2 = atomicrmw or i64* @sc64, i64 5 acquire
|
|
; X32: orl
|
|
; X32: orl
|
|
; X32: lock
|
|
; X32: cmpxchg8b
|
|
%t3 = atomicrmw or i64* @sc64, i64 %t2 acquire
|
|
; X32: orl
|
|
; X32: orl
|
|
; X32: lock
|
|
; X32: cmpxchg8b
|
|
ret void
|
|
; X32: ret
|
|
}
|
|
|
|
define void @atomic_fetch_xor64() nounwind {
|
|
; X32: atomic_fetch_xor64
|
|
%t1 = atomicrmw xor i64* @sc64, i64 3 acquire
|
|
; X32: xorl
|
|
; X32: xorl
|
|
; X32: lock
|
|
; X32: cmpxchg8b
|
|
%t2 = atomicrmw xor i64* @sc64, i64 5 acquire
|
|
; X32: xorl
|
|
; X32: xorl
|
|
; X32: lock
|
|
; X32: cmpxchg8b
|
|
%t3 = atomicrmw xor i64* @sc64, i64 %t2 acquire
|
|
; X32: xorl
|
|
; X32: xorl
|
|
; X32: lock
|
|
; X32: cmpxchg8b
|
|
ret void
|
|
; X32: ret
|
|
}
|
|
|
|
define void @atomic_fetch_nand64(i64 %x) nounwind {
|
|
; X32: atomic_fetch_nand64
|
|
%t1 = atomicrmw nand i64* @sc64, i64 %x acquire
|
|
; X32: andl
|
|
; X32: andl
|
|
; X32: notl
|
|
; X32: notl
|
|
; X32: lock
|
|
; X32: cmpxchg8b
|
|
ret void
|
|
; X32: ret
|
|
}
|
|
|
|
define void @atomic_fetch_max64(i64 %x) nounwind {
|
|
%t1 = atomicrmw max i64* @sc64, i64 %x acquire
|
|
; X32: cmpl
|
|
; X32: cmpl
|
|
; X32: cmov
|
|
; X32: cmov
|
|
; X32: cmov
|
|
; X32: lock
|
|
; X32: cmpxchg8b
|
|
ret void
|
|
; X32: ret
|
|
}
|
|
|
|
define void @atomic_fetch_min64(i64 %x) nounwind {
|
|
%t1 = atomicrmw min i64* @sc64, i64 %x acquire
|
|
; X32: cmpl
|
|
; X32: cmpl
|
|
; X32: cmov
|
|
; X32: cmov
|
|
; X32: cmov
|
|
; X32: lock
|
|
; X32: cmpxchg8b
|
|
ret void
|
|
; X32: ret
|
|
}
|
|
|
|
define void @atomic_fetch_umax64(i64 %x) nounwind {
|
|
%t1 = atomicrmw umax i64* @sc64, i64 %x acquire
|
|
; X32: cmpl
|
|
; X32: cmpl
|
|
; X32: cmov
|
|
; X32: cmov
|
|
; X32: cmov
|
|
; X32: lock
|
|
; X32: cmpxchg8b
|
|
ret void
|
|
; X32: ret
|
|
}
|
|
|
|
define void @atomic_fetch_umin64(i64 %x) nounwind {
|
|
%t1 = atomicrmw umin i64* @sc64, i64 %x acquire
|
|
; X32: cmpl
|
|
; X32: cmpl
|
|
; X32: cmov
|
|
; X32: cmov
|
|
; X32: cmov
|
|
; X32: lock
|
|
; X32: cmpxchg8b
|
|
ret void
|
|
; X32: ret
|
|
}
|
|
|
|
define void @atomic_fetch_cmpxchg64() nounwind {
|
|
%t1 = cmpxchg i64* @sc64, i64 0, i64 1 acquire
|
|
; X32: lock
|
|
; X32: cmpxchg8b
|
|
ret void
|
|
; X32: ret
|
|
}
|
|
|
|
define void @atomic_fetch_store64(i64 %x) nounwind {
|
|
store atomic i64 %x, i64* @sc64 release, align 8
|
|
; X32: lock
|
|
; X32: cmpxchg8b
|
|
ret void
|
|
; X32: ret
|
|
}
|
|
|
|
define void @atomic_fetch_swap64(i64 %x) nounwind {
|
|
%t1 = atomicrmw xchg i64* @sc64, i64 %x acquire
|
|
; X32: lock
|
|
; X32: xchg8b
|
|
ret void
|
|
; X32: ret
|
|
}
|