mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-01 15:11:24 +00:00
7c9c6ed761
Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
86 lines
1.9 KiB
LLVM
86 lines
1.9 KiB
LLVM
; RUN: llc < %s -O0 -verify-machineinstrs -fast-isel-abort=1 -relocation-model=dynamic-no-pic -mtriple=armv7-apple-darwin | FileCheck %s --check-prefix=ARM
|
|
; RUN: llc < %s -O0 -verify-machineinstrs -fast-isel-abort=1 -relocation-model=dynamic-no-pic -mtriple=armv7-linux-gnueabi | FileCheck %s --check-prefix=ARM
|
|
; RUN: llc < %s -O0 -verify-machineinstrs -fast-isel-abort=1 -relocation-model=dynamic-no-pic -mtriple=thumbv7-apple-darwin | FileCheck %s --check-prefix=THUMB
|
|
|
|
@a = global i8 1, align 1
|
|
@b = global i16 2, align 2
|
|
|
|
define void @t1() nounwind uwtable ssp {
|
|
; ARM: t1
|
|
; ARM: ldrb
|
|
; ARM-NOT: uxtb
|
|
; ARM-NOT: and{{.*}}, #255
|
|
; THUMB: t1
|
|
; THUMB: ldrb
|
|
; THUMB-NOT: uxtb
|
|
; THUMB-NOT: and{{.*}}, #255
|
|
%1 = load i8, i8* @a, align 1
|
|
call void @foo1(i8 zeroext %1)
|
|
ret void
|
|
}
|
|
|
|
define void @t2() nounwind uwtable ssp {
|
|
; ARM: t2
|
|
; ARM: ldrh
|
|
; ARM-NOT: uxth
|
|
; THUMB: t2
|
|
; THUMB: ldrh
|
|
; THUMB-NOT: uxth
|
|
%1 = load i16, i16* @b, align 2
|
|
call void @foo2(i16 zeroext %1)
|
|
ret void
|
|
}
|
|
|
|
declare void @foo1(i8 zeroext)
|
|
declare void @foo2(i16 zeroext)
|
|
|
|
define i32 @t3() nounwind uwtable ssp {
|
|
; ARM: t3
|
|
; ARM: ldrb
|
|
; ARM-NOT: uxtb
|
|
; ARM-NOT: and{{.*}}, #255
|
|
; THUMB: t3
|
|
; THUMB: ldrb
|
|
; THUMB-NOT: uxtb
|
|
; THUMB-NOT: and{{.*}}, #255
|
|
%1 = load i8, i8* @a, align 1
|
|
%2 = zext i8 %1 to i32
|
|
ret i32 %2
|
|
}
|
|
|
|
define i32 @t4() nounwind uwtable ssp {
|
|
; ARM: t4
|
|
; ARM: ldrh
|
|
; ARM-NOT: uxth
|
|
; THUMB: t4
|
|
; THUMB: ldrh
|
|
; THUMB-NOT: uxth
|
|
%1 = load i16, i16* @b, align 2
|
|
%2 = zext i16 %1 to i32
|
|
ret i32 %2
|
|
}
|
|
|
|
define i32 @t5() nounwind uwtable ssp {
|
|
; ARM: t5
|
|
; ARM: ldrsh
|
|
; ARM-NOT: sxth
|
|
; THUMB: t5
|
|
; THUMB: ldrsh
|
|
; THUMB-NOT: sxth
|
|
%1 = load i16, i16* @b, align 2
|
|
%2 = sext i16 %1 to i32
|
|
ret i32 %2
|
|
}
|
|
|
|
define i32 @t6() nounwind uwtable ssp {
|
|
; ARM: t6
|
|
; ARM: ldrsb
|
|
; ARM-NOT: sxtb
|
|
; THUMB: t6
|
|
; THUMB: ldrsb
|
|
; THUMB-NOT: sxtb
|
|
%1 = load i8, i8* @a, align 2
|
|
%2 = sext i8 %1 to i32
|
|
ret i32 %2
|
|
}
|