mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-10 01:10:48 +00:00
38d5e1c36d
Using REG_SEQUENCE for BUILD_VECTOR rather than a series of INSERT_SUBREG
instructions should make it easier for the register allocator to coalasce
unnecessary copies.
v2:
- Use an SGPR register class if all the operands of BUILD_VECTOR are
SGPRs.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@188427 91177308-0d34-0410-b5e6-96231b3b80d8
70 lines
2.1 KiB
C++
70 lines
2.1 KiB
C++
//===-- AMDGPURegisterInfo.h - AMDGPURegisterInfo Interface -*- C++ -*-----===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
/// \file
|
|
/// \brief TargetRegisterInfo interface that is implemented by all hw codegen
|
|
/// targets.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef AMDGPUREGISTERINFO_H
|
|
#define AMDGPUREGISTERINFO_H
|
|
|
|
#include "llvm/ADT/BitVector.h"
|
|
#include "llvm/Target/TargetRegisterInfo.h"
|
|
|
|
#define GET_REGINFO_HEADER
|
|
#define GET_REGINFO_ENUM
|
|
#include "AMDGPUGenRegisterInfo.inc"
|
|
|
|
namespace llvm {
|
|
|
|
class AMDGPUTargetMachine;
|
|
class TargetInstrInfo;
|
|
|
|
struct AMDGPURegisterInfo : public AMDGPUGenRegisterInfo {
|
|
TargetMachine &TM;
|
|
static const uint16_t CalleeSavedReg;
|
|
|
|
AMDGPURegisterInfo(TargetMachine &tm);
|
|
|
|
virtual BitVector getReservedRegs(const MachineFunction &MF) const {
|
|
assert(!"Unimplemented"); return BitVector();
|
|
}
|
|
|
|
/// \param RC is an AMDIL reg class.
|
|
///
|
|
/// \returns The ISA reg class that is equivalent to \p RC.
|
|
virtual const TargetRegisterClass * getISARegClass(
|
|
const TargetRegisterClass * RC) const {
|
|
assert(!"Unimplemented"); return NULL;
|
|
}
|
|
|
|
virtual const TargetRegisterClass* getCFGStructurizerRegClass(MVT VT) const {
|
|
assert(!"Unimplemented"); return NULL;
|
|
}
|
|
|
|
/// \returns the sub reg enum value for the given \p Channel
|
|
/// (e.g. getSubRegFromChannel(0) -> AMDGPU::sub0)
|
|
unsigned getSubRegFromChannel(unsigned Channel) const;
|
|
|
|
const uint16_t* getCalleeSavedRegs(const MachineFunction *MF) const;
|
|
void eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj,
|
|
unsigned FIOperandNum,
|
|
RegScavenger *RS) const;
|
|
unsigned getFrameRegister(const MachineFunction &MF) const;
|
|
|
|
unsigned getIndirectSubReg(unsigned IndirectIndex) const;
|
|
|
|
};
|
|
|
|
} // End namespace llvm
|
|
|
|
#endif // AMDIDSAREGISTERINFO_H
|