mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-21 18:29:45 +00:00
0d34b1ed26
The AArch64 target lowering for [zs]ext of vectors is set up to handle input simple types and expects the generic SDag path to do something reasonable with anything that's not a simple type. The code, however, was only checking that the result type was a simple type and assuming that implied that the source type would also be a simple type. That's not a valid assumption, as operations like "zext <1 x i1> %0 to <1 x i32>" demonstrate. The fix is to simply explicitly validate the source type as well as the result type. PR20791 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@216689 91177308-0d34-0410-b5e6-96231b3b80d8
28 lines
720 B
LLVM
28 lines
720 B
LLVM
; RUN: llc < %s -march=arm64 -aarch64-neon-syntax=apple | FileCheck %s
|
|
|
|
;CHECK: @func30
|
|
;CHECK: ushll.4s v0, v0, #0
|
|
;CHECK: movi.4s v1, #0x1
|
|
;CHECK: and.16b v0, v0, v1
|
|
;CHECK: str q0, [x0]
|
|
;CHECK: ret
|
|
|
|
%T0_30 = type <4 x i1>
|
|
%T1_30 = type <4 x i32>
|
|
define void @func30(%T0_30 %v0, %T1_30* %p1) {
|
|
%r = zext %T0_30 %v0 to %T1_30
|
|
store %T1_30 %r, %T1_30* %p1
|
|
ret void
|
|
}
|
|
|
|
; Extend from v1i1 was crashing things (PR20791). Make sure we do something
|
|
; sensible instead.
|
|
define <1 x i32> @autogen_SD7918() {
|
|
; CHECK-LABEL: autogen_SD7918
|
|
; CHECK: movi d0, #0000000000000000
|
|
; CHECK-NEXT: ret
|
|
%I29 = insertelement <1 x i1> zeroinitializer, i1 false, i32 0
|
|
%ZE = zext <1 x i1> %I29 to <1 x i32>
|
|
ret <1 x i32> %ZE
|
|
}
|