mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-21 18:29:45 +00:00
72cce21049
Even at -O0, we fall back to SDAG when we hit intrinsics, and if the intrinsic is a memset/memcpy/etc. we might normally use vector types. At -O0, this is probably not a good idea (because, if there is a bug in the lowering code, there would be no good way to turn it off). At -O0, only use scalar preferred types. Related to PR22754. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@233755 91177308-0d34-0410-b5e6-96231b3b80d8
49 lines
1.2 KiB
LLVM
49 lines
1.2 KiB
LLVM
; RUN: llc < %s | FileCheck %s
|
|
; RUN: llc -O0 < %s | FileCheck %s -check-prefix=CHECK-O0
|
|
target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128-v128:128:128-n32:64"
|
|
target triple = "powerpc64-bgq-linux"
|
|
|
|
; Function Attrs: nounwind
|
|
define void @test_qpx() unnamed_addr #0 align 2 {
|
|
entry:
|
|
%0 = load i32, i32* undef, align 4
|
|
%1 = trunc i32 %0 to i8
|
|
call void @llvm.memset.p0i8.i64(i8* null, i8 %1, i64 64, i32 32, i1 false)
|
|
ret void
|
|
|
|
; CHECK-LABEL: @test_qpx
|
|
; CHECK: qvstfdx
|
|
; CHECK: qvstfdx
|
|
; CHECK: blr
|
|
|
|
; CHECK-O0-LABEL: @test_qpx
|
|
; CHECK-O0-NOT: qvstfdx
|
|
; CHECK-O0: blr
|
|
}
|
|
|
|
; Function Attrs: nounwind
|
|
declare void @llvm.memset.p0i8.i64(i8* nocapture, i8, i64, i32, i1) #1
|
|
|
|
; Function Attrs: nounwind
|
|
define void @test_vsx() unnamed_addr #2 align 2 {
|
|
entry:
|
|
%0 = load i32, i32* undef, align 4
|
|
%1 = trunc i32 %0 to i8
|
|
call void @llvm.memset.p0i8.i64(i8* null, i8 %1, i64 32, i32 1, i1 false)
|
|
ret void
|
|
|
|
; CHECK-LABEL: @test_vsx
|
|
; CHECK: stxvw4x
|
|
; CHECK: stxvw4x
|
|
; CHECK: blr
|
|
|
|
; CHECK-O0-LABEL: @test_vsx
|
|
; CHECK-O0-NOT: stxvw4x
|
|
; CHECK-O0: blr
|
|
}
|
|
|
|
attributes #0 = { nounwind "target-cpu"="a2q" }
|
|
attributes #1 = { nounwind }
|
|
attributes #2 = { nounwind "target-cpu"="pwr7" }
|
|
|