mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-10 01:10:48 +00:00
aeef83c6af
a TargetMachine to construct (and thus isn't always available), to an analysis group that supports layered implementations much like AliasAnalysis does. This is a pretty massive change, with a few parts that I was unable to easily separate (sorry), so I'll walk through it. The first step of this conversion was to make TargetTransformInfo an analysis group, and to sink the nonce implementations in ScalarTargetTransformInfo and VectorTargetTranformInfo into a NoTargetTransformInfo pass. This allows other passes to add a hard requirement on TTI, and assume they will always get at least on implementation. The TargetTransformInfo analysis group leverages the delegation chaining trick that AliasAnalysis uses, where the base class for the analysis group delegates to the previous analysis *pass*, allowing all but tho NoFoo analysis passes to only implement the parts of the interfaces they support. It also introduces a new trick where each pass in the group retains a pointer to the top-most pass that has been initialized. This allows passes to implement one API in terms of another API and benefit when some other pass above them in the stack has more precise results for the second API. The second step of this conversion is to create a pass that implements the TargetTransformInfo analysis using the target-independent abstractions in the code generator. This replaces the ScalarTargetTransformImpl and VectorTargetTransformImpl classes in lib/Target with a single pass in lib/CodeGen called BasicTargetTransformInfo. This class actually provides most of the TTI functionality, basing it upon the TargetLowering abstraction and other information in the target independent code generator. The third step of the conversion adds support to all TargetMachines to register custom analysis passes. This allows building those passes with access to TargetLowering or other target-specific classes, and it also allows each target to customize the set of analysis passes desired in the pass manager. The baseline LLVMTargetMachine implements this interface to add the BasicTTI pass to the pass manager, and all of the tools that want to support target-aware TTI passes call this routine on whatever target machine they end up with to add the appropriate passes. The fourth step of the conversion created target-specific TTI analysis passes for the X86 and ARM backends. These passes contain the custom logic that was previously in their extensions of the ScalarTargetTransformInfo and VectorTargetTransformInfo interfaces. I separated them into their own file, as now all of the interface bits are private and they just expose a function to create the pass itself. Then I extended these target machines to set up a custom set of analysis passes, first adding BasicTTI as a fallback, and then adding their customized TTI implementations. The fourth step required logic that was shared between the target independent layer and the specific targets to move to a different interface, as they no longer derive from each other. As a consequence, a helper functions were added to TargetLowering representing the common logic needed both in the target implementation and the codegen implementation of the TTI pass. While technically this is the only change that could have been committed separately, it would have been a nightmare to extract. The final step of the conversion was just to delete all the old boilerplate. This got rid of the ScalarTargetTransformInfo and VectorTargetTransformInfo classes, all of the support in all of the targets for producing instances of them, and all of the support in the tools for manually constructing a pass based around them. Now that TTI is a relatively normal analysis group, two things become straightforward. First, we can sink it into lib/Analysis which is a more natural layer for it to live. Second, clients of this interface can depend on it *always* being available which will simplify their code and behavior. These (and other) simplifications will follow in subsequent commits, this one is clearly big enough. Finally, I'm very aware that much of the comments and documentation needs to be updated. As soon as I had this working, and plausibly well commented, I wanted to get it committed and in front of the build bots. I'll be doing a few passes over documentation later if it sticks. Commits to update DragonEgg and Clang will be made presently. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@171681 91177308-0d34-0410-b5e6-96231b3b80d8
138 lines
4.4 KiB
C++
138 lines
4.4 KiB
C++
//===-- X86TargetMachine.h - Define TargetMachine for the X86 ---*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file declares the X86 specific subclass of TargetMachine.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef X86TARGETMACHINE_H
|
|
#define X86TARGETMACHINE_H
|
|
|
|
#include "X86.h"
|
|
#include "X86FrameLowering.h"
|
|
#include "X86ISelLowering.h"
|
|
#include "X86InstrInfo.h"
|
|
#include "X86JITInfo.h"
|
|
#include "X86SelectionDAGInfo.h"
|
|
#include "X86Subtarget.h"
|
|
#include "llvm/IR/DataLayout.h"
|
|
#include "llvm/Target/TargetFrameLowering.h"
|
|
#include "llvm/Target/TargetMachine.h"
|
|
|
|
namespace llvm {
|
|
|
|
class StringRef;
|
|
|
|
class X86TargetMachine : public LLVMTargetMachine {
|
|
X86Subtarget Subtarget;
|
|
X86FrameLowering FrameLowering;
|
|
InstrItineraryData InstrItins;
|
|
|
|
public:
|
|
X86TargetMachine(const Target &T, StringRef TT,
|
|
StringRef CPU, StringRef FS, const TargetOptions &Options,
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
CodeGenOpt::Level OL,
|
|
bool is64Bit);
|
|
|
|
virtual const X86InstrInfo *getInstrInfo() const {
|
|
llvm_unreachable("getInstrInfo not implemented");
|
|
}
|
|
virtual const TargetFrameLowering *getFrameLowering() const {
|
|
return &FrameLowering;
|
|
}
|
|
virtual X86JITInfo *getJITInfo() {
|
|
llvm_unreachable("getJITInfo not implemented");
|
|
}
|
|
virtual const X86Subtarget *getSubtargetImpl() const{ return &Subtarget; }
|
|
virtual const X86TargetLowering *getTargetLowering() const {
|
|
llvm_unreachable("getTargetLowering not implemented");
|
|
}
|
|
virtual const X86SelectionDAGInfo *getSelectionDAGInfo() const {
|
|
llvm_unreachable("getSelectionDAGInfo not implemented");
|
|
}
|
|
virtual const X86RegisterInfo *getRegisterInfo() const {
|
|
return &getInstrInfo()->getRegisterInfo();
|
|
}
|
|
virtual const InstrItineraryData *getInstrItineraryData() const {
|
|
return &InstrItins;
|
|
}
|
|
|
|
/// \brief Register X86 analysis passes with a pass manager.
|
|
virtual void addAnalysisPasses(PassManagerBase &PM);
|
|
|
|
// Set up the pass pipeline.
|
|
virtual TargetPassConfig *createPassConfig(PassManagerBase &PM);
|
|
|
|
virtual bool addCodeEmitter(PassManagerBase &PM,
|
|
JITCodeEmitter &JCE);
|
|
};
|
|
|
|
/// X86_32TargetMachine - X86 32-bit target machine.
|
|
///
|
|
class X86_32TargetMachine : public X86TargetMachine {
|
|
virtual void anchor();
|
|
const DataLayout DL; // Calculates type size & alignment
|
|
X86InstrInfo InstrInfo;
|
|
X86TargetLowering TLInfo;
|
|
X86SelectionDAGInfo TSInfo;
|
|
X86JITInfo JITInfo;
|
|
public:
|
|
X86_32TargetMachine(const Target &T, StringRef TT,
|
|
StringRef CPU, StringRef FS, const TargetOptions &Options,
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
CodeGenOpt::Level OL);
|
|
virtual const DataLayout *getDataLayout() const { return &DL; }
|
|
virtual const X86TargetLowering *getTargetLowering() const {
|
|
return &TLInfo;
|
|
}
|
|
virtual const X86SelectionDAGInfo *getSelectionDAGInfo() const {
|
|
return &TSInfo;
|
|
}
|
|
virtual const X86InstrInfo *getInstrInfo() const {
|
|
return &InstrInfo;
|
|
}
|
|
virtual X86JITInfo *getJITInfo() {
|
|
return &JITInfo;
|
|
}
|
|
};
|
|
|
|
/// X86_64TargetMachine - X86 64-bit target machine.
|
|
///
|
|
class X86_64TargetMachine : public X86TargetMachine {
|
|
virtual void anchor();
|
|
const DataLayout DL; // Calculates type size & alignment
|
|
X86InstrInfo InstrInfo;
|
|
X86TargetLowering TLInfo;
|
|
X86SelectionDAGInfo TSInfo;
|
|
X86JITInfo JITInfo;
|
|
public:
|
|
X86_64TargetMachine(const Target &T, StringRef TT,
|
|
StringRef CPU, StringRef FS, const TargetOptions &Options,
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
CodeGenOpt::Level OL);
|
|
virtual const DataLayout *getDataLayout() const { return &DL; }
|
|
virtual const X86TargetLowering *getTargetLowering() const {
|
|
return &TLInfo;
|
|
}
|
|
virtual const X86SelectionDAGInfo *getSelectionDAGInfo() const {
|
|
return &TSInfo;
|
|
}
|
|
virtual const X86InstrInfo *getInstrInfo() const {
|
|
return &InstrInfo;
|
|
}
|
|
virtual X86JITInfo *getJITInfo() {
|
|
return &JITInfo;
|
|
}
|
|
};
|
|
|
|
} // End llvm namespace
|
|
|
|
#endif
|