mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-14 11:32:34 +00:00
29f94c7201
This commit starts with a "git mv ARM64 AArch64" and continues out from there, renaming the C++ classes, intrinsics, and other target-local objects for consistency. "ARM64" test directories are also moved, and tests that began their life in ARM64 use an arm64 triple, those from AArch64 use an aarch64 triple. Both should be equivalent though. This finishes the AArch64 merge, and everyone should feel free to continue committing as normal now. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@209577 91177308-0d34-0410-b5e6-96231b3b80d8
62 lines
2.2 KiB
LLVM
62 lines
2.2 KiB
LLVM
; RUN: llc -mtriple=aarch64-none-linux-gnu -relocation-model=pic -o - %s | FileCheck %s
|
|
; RUN: llc -mtriple=arm64_be-none-linux-gnu -relocation-model=pic -o - %s | FileCheck %s
|
|
|
|
; Make sure exception-handling PIC code can be linked correctly. An alternative
|
|
; to the sequence described below would have .gcc_except_table itself writable
|
|
; and not use the indirection, but this isn't what LLVM does right now.
|
|
|
|
; There should be a read-only .gcc_except_table section...
|
|
; CHECK: .section .gcc_except_table,"a"
|
|
|
|
; ... referring indirectly to stubs for its typeinfo ...
|
|
; CHECK: // @TType Encoding = indirect pcrel sdata8
|
|
; ... one of which is "int"'s typeinfo
|
|
; CHECK: [[TYPEINFO_LBL:.Ltmp[0-9]+]]: // TypeInfo 1
|
|
; CHECK-NEXT: .xword .L_ZTIi.DW.stub-[[TYPEINFO_LBL]]
|
|
|
|
; .. and which is properly defined (in a writable section for the dynamic loader) later.
|
|
; CHECK: .section .data.rel,"aw"
|
|
; CHECK: .L_ZTIi.DW.stub:
|
|
; CHECK-NEXT: .xword _ZTIi
|
|
|
|
@_ZTIi = external constant i8*
|
|
|
|
define i32 @_Z3barv() {
|
|
entry:
|
|
invoke void @_Z3foov()
|
|
to label %return unwind label %lpad
|
|
|
|
lpad: ; preds = %entry
|
|
%0 = landingpad { i8*, i32 } personality i8* bitcast (i32 (...)* @__gxx_personality_v0 to i8*)
|
|
catch i8* bitcast (i8** @_ZTIi to i8*)
|
|
%1 = extractvalue { i8*, i32 } %0, 1
|
|
%2 = tail call i32 @llvm.eh.typeid.for(i8* bitcast (i8** @_ZTIi to i8*)) nounwind
|
|
%matches = icmp eq i32 %1, %2
|
|
br i1 %matches, label %catch, label %eh.resume
|
|
|
|
catch: ; preds = %lpad
|
|
%3 = extractvalue { i8*, i32 } %0, 0
|
|
%4 = tail call i8* @__cxa_begin_catch(i8* %3) nounwind
|
|
%5 = bitcast i8* %4 to i32*
|
|
%exn.scalar = load i32* %5, align 4
|
|
tail call void @__cxa_end_catch() nounwind
|
|
br label %return
|
|
|
|
return: ; preds = %entry, %catch
|
|
%retval.0 = phi i32 [ %exn.scalar, %catch ], [ 42, %entry ]
|
|
ret i32 %retval.0
|
|
|
|
eh.resume: ; preds = %lpad
|
|
resume { i8*, i32 } %0
|
|
}
|
|
|
|
declare void @_Z3foov()
|
|
|
|
declare i32 @__gxx_personality_v0(...)
|
|
|
|
declare i32 @llvm.eh.typeid.for(i8*) nounwind readnone
|
|
|
|
declare i8* @__cxa_begin_catch(i8*)
|
|
|
|
declare void @__cxa_end_catch()
|