mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-24 09:29:42 +00:00
Given a thread-local symbol x with global-dynamic access, the generated code to obtain x's address is: Instruction Relocation Symbol addis ra,r2,x@got@tlsgd@ha R_PPC64_GOT_TLSGD16_HA x addi r3,ra,x@got@tlsgd@l R_PPC64_GOT_TLSGD16_L x bl __tls_get_addr(x@tlsgd) R_PPC64_TLSGD x R_PPC64_REL24 __tls_get_addr nop <use address in r3> The implementation borrows from the medium code model work for introducing special forms of ADDIS and ADDI into the DAG representation. This is made slightly more complicated by having to introduce a call to the external function __tls_get_addr. Using the full call machinery is overkill and, more importantly, makes it difficult to add a special relocation. So I've introduced another opcode GET_TLS_ADDR to represent the function call, and surrounded it with register copies to set up the parameter and return value. Most of the code is pretty straightforward. I ran into one peculiarity when I introduced a new PPC opcode BL8_NOP_ELF_TLSGD, which is just like BL8_NOP_ELF except that it takes another parameter to represent the symbol ("x" above) that requires a relocation on the call. Something in the TblGen machinery causes BL8_NOP_ELF and BL8_NOP_ELF_TLSGD to be treated identically during the emit phase, so this second operand was never visited to generate relocations. This is the reason for the slightly messy workaround in PPCMCCodeEmitter.cpp:getDirectBrEncoding(). Two new tests are included to demonstrate correct external assembly and correct generation of relocations using the integrated assembler. Comments welcome! Thanks, Bill git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@169910 91177308-0d34-0410-b5e6-96231b3b80d8
42 lines
1.3 KiB
LLVM
42 lines
1.3 KiB
LLVM
; RUN: llc -mcpu=pwr7 -O0 -filetype=obj -relocation-model=pic %s -o - | \
|
|
; RUN: elf-dump --dump-section-data | FileCheck %s
|
|
|
|
; Test correct relocation generation for thread-local storage using
|
|
; the general dynamic model and integrated assembly.
|
|
|
|
target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128-v128:128:128-n32:64"
|
|
target triple = "powerpc64-unknown-linux-gnu"
|
|
|
|
@a = thread_local global i32 0, align 4
|
|
|
|
define signext i32 @main() nounwind {
|
|
entry:
|
|
%retval = alloca i32, align 4
|
|
store i32 0, i32* %retval
|
|
%0 = load i32* @a, align 4
|
|
ret i32 %0
|
|
}
|
|
|
|
; Verify generation of R_PPC64_GOT_TLSGD16_HA, R_PPC64_GOT_TLSGD16_LO,
|
|
; and R_PPC64_TLSGD for accessing external variable a, and R_PPC64_REL24
|
|
; for the call to __tls_get_addr.
|
|
;
|
|
; CHECK: '.rela.text'
|
|
; CHECK: Relocation 0
|
|
; CHECK-NEXT: 'r_offset'
|
|
; CHECK-NEXT: 'r_sym', 0x[[SYM1:[0-9a-f]+]]
|
|
; CHECK-NEXT: 'r_type', 0x00000052
|
|
; CHECK: Relocation 1
|
|
; CHECK-NEXT: 'r_offset'
|
|
; CHECK-NEXT: 'r_sym', 0x[[SYM1]]
|
|
; CHECK-NEXT: 'r_type', 0x00000050
|
|
; CHECK: Relocation 2
|
|
; CHECK-NEXT: 'r_offset'
|
|
; CHECK-NEXT: 'r_sym', 0x[[SYM1]]
|
|
; CHECK-NEXT: 'r_type', 0x0000006b
|
|
; CHECK: Relocation 3
|
|
; CHECK-NEXT: 'r_offset'
|
|
; CHECK-NEXT: 'r_sym', 0x{{[0-9a-f]+}}
|
|
; CHECK-NEXT: 'r_type', 0x0000000a
|
|
|