mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-18 10:31:57 +00:00
f03bb260c9
of the instruction. Note that this change affects the existing non-atomic load and store instructions; the parser now accepts both forms, and the change is noted in the release notes. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@137527 91177308-0d34-0410-b5e6-96231b3b80d8
27 lines
1.1 KiB
LLVM
27 lines
1.1 KiB
LLVM
; RUN: opt -S < %s | FileCheck %s
|
|
; Basic smoke test for atomic operations.
|
|
|
|
define void @f(i32* %x) {
|
|
; CHECK: load atomic i32* %x unordered, align 4
|
|
load atomic i32* %x unordered, align 4
|
|
; CHECK: load atomic volatile i32* %x singlethread acquire, align 4
|
|
load atomic volatile i32* %x singlethread acquire, align 4
|
|
; CHECK: store atomic i32 3, i32* %x release, align 4
|
|
store atomic i32 3, i32* %x release, align 4
|
|
; CHECK: store atomic volatile i32 3, i32* %x singlethread monotonic, align 4
|
|
store atomic volatile i32 3, i32* %x singlethread monotonic, align 4
|
|
; CHECK: cmpxchg i32* %x, i32 1, i32 0 singlethread monotonic
|
|
cmpxchg i32* %x, i32 1, i32 0 singlethread monotonic
|
|
; CHECK: cmpxchg volatile i32* %x, i32 0, i32 1 acq_rel
|
|
cmpxchg volatile i32* %x, i32 0, i32 1 acq_rel
|
|
; CHECK: atomicrmw add i32* %x, i32 10 seq_cst
|
|
atomicrmw add i32* %x, i32 10 seq_cst
|
|
; CHECK: atomicrmw volatile xchg i32* %x, i32 10 monotonic
|
|
atomicrmw volatile xchg i32* %x, i32 10 monotonic
|
|
; CHECK: fence singlethread release
|
|
fence singlethread release
|
|
; CHECK: fence seq_cst
|
|
fence seq_cst
|
|
ret void
|
|
}
|