mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-01 19:29:22 +00:00
for strange asm conditions earlier. In this case, we have a double being passed in an integer reg class. Convert to like sized integer register so that we allocate the right number for the class (two i32's for the f64 in this case). git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@57862 91177308-0d34-0410-b5e6-96231b3b80d8
12 lines
233 B
LLVM
12 lines
233 B
LLVM
; RUN: llvm-as < %s | llc -march=x86
|
|
; RUN: llvm-as < %s | llc -march=x86-64
|
|
|
|
; from gcc.c-torture/compile/920520-1.c
|
|
|
|
define i32 @g() nounwind {
|
|
entry:
|
|
call void asm sideeffect "$0", "r"(double 1.500000e+00) nounwind
|
|
ret i32 0
|
|
}
|
|
|