mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-24 22:32:47 +00:00
12f33da20b
On AArch64 the pseudo instruction ldr <reg>, =... supports both 32-bit and 64-bit constants. Add support for 64 bit constants for the pools to support the pseudo instruction fully. Changes the AArch64 ldr-pseudo tests to use 32-bit registers and adds tests with 64-bit registers. Patch by Janne Grunau! Differential Revision: http://reviews.llvm.org/D4279 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@213387 91177308-0d34-0410-b5e6-96231b3b80d8
74 lines
3.0 KiB
C++
74 lines
3.0 KiB
C++
//===- ARMTargetStreamer.cpp - ARMTargetStreamer class --*- C++ -*---------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file implements the ARMTargetStreamer class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
#include "llvm/ADT/MapVector.h"
|
|
#include "llvm/MC/ConstantPools.h"
|
|
#include "llvm/MC/MCContext.h"
|
|
#include "llvm/MC/MCExpr.h"
|
|
#include "llvm/MC/MCStreamer.h"
|
|
|
|
using namespace llvm;
|
|
//
|
|
// ARMTargetStreamer Implemenation
|
|
//
|
|
ARMTargetStreamer::ARMTargetStreamer(MCStreamer &S)
|
|
: MCTargetStreamer(S), ConstantPools(new AssemblerConstantPools()) {}
|
|
|
|
ARMTargetStreamer::~ARMTargetStreamer() {}
|
|
|
|
// The constant pool handling is shared by all ARMTargetStreamer
|
|
// implementations.
|
|
const MCExpr *ARMTargetStreamer::addConstantPoolEntry(const MCExpr *Expr) {
|
|
return ConstantPools->addEntry(Streamer, Expr, 4);
|
|
}
|
|
|
|
void ARMTargetStreamer::emitCurrentConstantPool() {
|
|
ConstantPools->emitForCurrentSection(Streamer);
|
|
}
|
|
|
|
// finish() - write out any non-empty assembler constant pools.
|
|
void ARMTargetStreamer::finish() { ConstantPools->emitAll(Streamer); }
|
|
|
|
// The remaining callbacks should be handled separately by each
|
|
// streamer.
|
|
void ARMTargetStreamer::emitFnStart() {}
|
|
void ARMTargetStreamer::emitFnEnd() {}
|
|
void ARMTargetStreamer::emitCantUnwind() {}
|
|
void ARMTargetStreamer::emitPersonality(const MCSymbol *Personality) {}
|
|
void ARMTargetStreamer::emitPersonalityIndex(unsigned Index) {}
|
|
void ARMTargetStreamer::emitHandlerData() {}
|
|
void ARMTargetStreamer::emitSetFP(unsigned FpReg, unsigned SpReg,
|
|
int64_t Offset) {}
|
|
void ARMTargetStreamer::emitMovSP(unsigned Reg, int64_t Offset) {}
|
|
void ARMTargetStreamer::emitPad(int64_t Offset) {}
|
|
void ARMTargetStreamer::emitRegSave(const SmallVectorImpl<unsigned> &RegList,
|
|
bool isVector) {}
|
|
void ARMTargetStreamer::emitUnwindRaw(int64_t StackOffset,
|
|
const SmallVectorImpl<uint8_t> &Opcodes) {
|
|
}
|
|
void ARMTargetStreamer::switchVendor(StringRef Vendor) {}
|
|
void ARMTargetStreamer::emitAttribute(unsigned Attribute, unsigned Value) {}
|
|
void ARMTargetStreamer::emitTextAttribute(unsigned Attribute,
|
|
StringRef String) {}
|
|
void ARMTargetStreamer::emitIntTextAttribute(unsigned Attribute,
|
|
unsigned IntValue,
|
|
StringRef StringValue) {}
|
|
void ARMTargetStreamer::emitArch(unsigned Arch) {}
|
|
void ARMTargetStreamer::emitObjectArch(unsigned Arch) {}
|
|
void ARMTargetStreamer::emitFPU(unsigned FPU) {}
|
|
void ARMTargetStreamer::finishAttributeSection() {}
|
|
void ARMTargetStreamer::emitInst(uint32_t Inst, char Suffix) {}
|
|
void
|
|
ARMTargetStreamer::AnnotateTLSDescriptorSequence(const MCSymbolRefExpr *SRE) {}
|
|
|
|
void ARMTargetStreamer::emitThumbSet(MCSymbol *Symbol, const MCExpr *Value) {}
|