mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 20:29:48 +00:00
8eaed0f63d
This matches the format produced by the AMD proprietary driver.
//==================================================================//
// Shell script for converting .ll test cases: (Pass the .ll files
you want to convert to this script as arguments).
//==================================================================//
; This was necessary on my system so that A-Z in sed would match only
; upper case. I'm not sure why.
export LC_ALL='C'
TEST_FILES="$*"
MATCHES=`grep -v Patterns SIInstructions.td | grep -o '"[A-Z0-9_]\+["e]' | grep -o '[A-Z0-9_]\+' | sort -r`
for f in $TEST_FILES; do
# Check that there are SI tests:
grep -q -e 'verde' -e 'bonaire' -e 'SI' -e 'tahiti' $f
if [ $? -eq 0 ]; then
for match in $MATCHES; do
sed -i -e "s/\([ :]$match\)/\L\1/" $f
done
# Try to get check lines with partial instruction names
sed -i 's/\(;[ ]*SI[A-Z\\-]*: \)\([A-Z_0-9]\+\)/\1\L\2/' $f
fi
done
sed -i -e 's/bb0_1/BB0_1/g' ../../../test/CodeGen/R600/infinite-loop.ll
sed -i -e 's/SI-NOT: bfe/SI-NOT: {{[^@]}}bfe/g'../../../test/CodeGen/R600/llvm.AMDGPU.bfe.*32.ll ../../../test/CodeGen/R600/sext-in-reg.ll
sed -i -e 's/exp_IEEE/EXP_IEEE/g' ../../../test/CodeGen/R600/llvm.exp2.ll
sed -i -e 's/numVgprs/NumVgprs/g' ../../../test/CodeGen/R600/register-count-comments.ll
sed -i 's/\(; CHECK[-NOT]*: \)\([A-Z_0-9]\+\)/\1\L\2/' ../../../test/CodeGen/R600/select64.ll ../../../test/CodeGen/R600/sgpr-copy.ll
//==================================================================//
// Shell script for converting .td files (run this last)
//==================================================================//
export LC_ALL='C'
sed -i -e '/Patterns/!s/\("[A-Z0-9_]\+[ "e]\)/\L\1/g' SIInstructions.td
sed -i -e 's/"EXP/"exp/g' SIInstrInfo.td
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@221350 91177308-0d34-0410-b5e6-96231b3b80d8
105 lines
3.3 KiB
LLVM
105 lines
3.3 KiB
LLVM
; RUN: llc -march=r600 -mcpu=SI < %s | FileCheck -check-prefix=SI %s
|
|
|
|
; SI-LABEL: {{^}}no_reorder_v2f64_global_load_store:
|
|
; SI: buffer_load_dwordx2
|
|
; SI: buffer_load_dwordx2
|
|
; SI: buffer_load_dwordx2
|
|
; SI: buffer_load_dwordx2
|
|
; SI: buffer_store_dwordx2
|
|
; SI: buffer_store_dwordx2
|
|
; SI: buffer_store_dwordx2
|
|
; SI: buffer_store_dwordx2
|
|
; SI: s_endpgm
|
|
define void @no_reorder_v2f64_global_load_store(<2 x double> addrspace(1)* nocapture %x, <2 x double> addrspace(1)* nocapture %y) nounwind {
|
|
%tmp1 = load <2 x double> addrspace(1)* %x, align 16
|
|
%tmp4 = load <2 x double> addrspace(1)* %y, align 16
|
|
store <2 x double> %tmp4, <2 x double> addrspace(1)* %x, align 16
|
|
store <2 x double> %tmp1, <2 x double> addrspace(1)* %y, align 16
|
|
ret void
|
|
}
|
|
|
|
; SI-LABEL: {{^}}no_reorder_scalarized_v2f64_local_load_store:
|
|
; SI: ds_read_b64
|
|
; SI: ds_read_b64
|
|
; SI: ds_write_b64
|
|
; SI: ds_write_b64
|
|
; SI: s_endpgm
|
|
define void @no_reorder_scalarized_v2f64_local_load_store(<2 x double> addrspace(3)* nocapture %x, <2 x double> addrspace(3)* nocapture %y) nounwind {
|
|
%tmp1 = load <2 x double> addrspace(3)* %x, align 16
|
|
%tmp4 = load <2 x double> addrspace(3)* %y, align 16
|
|
store <2 x double> %tmp4, <2 x double> addrspace(3)* %x, align 16
|
|
store <2 x double> %tmp1, <2 x double> addrspace(3)* %y, align 16
|
|
ret void
|
|
}
|
|
|
|
; SI-LABEL: {{^}}no_reorder_split_v8i32_global_load_store:
|
|
; SI: buffer_load_dword
|
|
; SI: buffer_load_dword
|
|
; SI: buffer_load_dword
|
|
; SI: buffer_load_dword
|
|
|
|
; SI: buffer_load_dword
|
|
; SI: buffer_load_dword
|
|
; SI: buffer_load_dword
|
|
; SI: buffer_load_dword
|
|
|
|
; SI: buffer_load_dword
|
|
; SI: buffer_load_dword
|
|
; SI: buffer_load_dword
|
|
; SI: buffer_load_dword
|
|
|
|
; SI: buffer_load_dword
|
|
; SI: buffer_load_dword
|
|
; SI: buffer_load_dword
|
|
; SI: buffer_load_dword
|
|
|
|
|
|
; SI: buffer_store_dword
|
|
; SI: buffer_store_dword
|
|
; SI: buffer_store_dword
|
|
; SI: buffer_store_dword
|
|
|
|
; SI: buffer_store_dword
|
|
; SI: buffer_store_dword
|
|
; SI: buffer_store_dword
|
|
; SI: buffer_store_dword
|
|
|
|
; SI: buffer_store_dword
|
|
; SI: buffer_store_dword
|
|
; SI: buffer_store_dword
|
|
; SI: buffer_store_dword
|
|
|
|
; SI: buffer_store_dword
|
|
; SI: buffer_store_dword
|
|
; SI: buffer_store_dword
|
|
; SI: buffer_store_dword
|
|
; SI: s_endpgm
|
|
define void @no_reorder_split_v8i32_global_load_store(<8 x i32> addrspace(1)* nocapture %x, <8 x i32> addrspace(1)* nocapture %y) nounwind {
|
|
%tmp1 = load <8 x i32> addrspace(1)* %x, align 32
|
|
%tmp4 = load <8 x i32> addrspace(1)* %y, align 32
|
|
store <8 x i32> %tmp4, <8 x i32> addrspace(1)* %x, align 32
|
|
store <8 x i32> %tmp1, <8 x i32> addrspace(1)* %y, align 32
|
|
ret void
|
|
}
|
|
|
|
; SI-LABEL: {{^}}no_reorder_extload_64:
|
|
; SI: ds_read_b64
|
|
; SI: ds_read_b64
|
|
; SI: ds_write_b64
|
|
; SI-NOT: ds_read
|
|
; SI: ds_write_b64
|
|
; SI: s_endpgm
|
|
define void @no_reorder_extload_64(<2 x i32> addrspace(3)* nocapture %x, <2 x i32> addrspace(3)* nocapture %y) nounwind {
|
|
%tmp1 = load <2 x i32> addrspace(3)* %x, align 8
|
|
%tmp4 = load <2 x i32> addrspace(3)* %y, align 8
|
|
%tmp1ext = zext <2 x i32> %tmp1 to <2 x i64>
|
|
%tmp4ext = zext <2 x i32> %tmp4 to <2 x i64>
|
|
%tmp7 = add <2 x i64> %tmp1ext, <i64 1, i64 1>
|
|
%tmp9 = add <2 x i64> %tmp4ext, <i64 1, i64 1>
|
|
%trunctmp9 = trunc <2 x i64> %tmp9 to <2 x i32>
|
|
%trunctmp7 = trunc <2 x i64> %tmp7 to <2 x i32>
|
|
store <2 x i32> %trunctmp9, <2 x i32> addrspace(3)* %x, align 8
|
|
store <2 x i32> %trunctmp7, <2 x i32> addrspace(3)* %y, align 8
|
|
ret void
|
|
}
|