6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-18 13:34:04 +00:00
Code Issues Projects Releases Wiki Activity
llvm-6502/lib/Target/Hexagon
History
Eric Christopher 22b291abd8 Remove excess semi-colons to quiet warnings. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@156416 91177308-0d34-0410-b5e6-96231b3b80d8
2012-05-08 20:45:04 +00:00
..
InstPrinter
Support for target dependent Hexagon VLIW packetizer.
2012-05-03 21:52:53 +00:00
MCTargetDesc
Support for target dependent Hexagon VLIW packetizer.
2012-05-03 21:52:53 +00:00
TargetInfo
Target/Hexagon: Fix CMake build. We don't use add_llvm_library_dependencies().
2011-12-13 00:36:04 +00:00
CMakeLists.txt
Support for target dependent Hexagon VLIW packetizer.
2012-05-03 21:52:53 +00:00
Hexagon.h
Support for target dependent Hexagon VLIW packetizer.
2012-05-03 21:52:53 +00:00
Hexagon.td
Revert r155365, r155366, and r155367. All three of these have regression
2012-04-23 18:25:57 +00:00
HexagonAsmPrinter.cpp
Support for target dependent Hexagon VLIW packetizer.
2012-05-03 21:52:53 +00:00
HexagonAsmPrinter.h
Hexagon: enable assembler output through the MC layer.
2012-04-12 17:55:53 +00:00
HexagonCallingConv.td
Revert r155365, r155366, and r155367. All three of these have regression
2012-04-23 18:25:57 +00:00
HexagonCallingConvLower.cpp
Reorder includes in Target backends to following coding standards. Remove some superfluous forward declarations.
2012-03-17 18:46:09 +00:00
HexagonCallingConvLower.h
…
HexagonCFGOptimizer.cpp
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
HexagonExpandPredSpillCode.cpp
Support for target dependent Hexagon VLIW packetizer.
2012-05-03 21:52:53 +00:00
HexagonFrameLowering.cpp
Reorder includes in Target backends to following coding standards. Remove some superfluous forward declarations.
2012-03-17 18:46:09 +00:00
HexagonFrameLowering.h
…
HexagonHardwareLoops.cpp
Convert more uses of XXXRegisterClass to &XXXRegClass. No functional change since they are equivalent.
2012-04-20 07:30:17 +00:00
HexagonImmediates.td
Hexagon: enable assembler output through the MC layer.
2012-04-12 17:55:53 +00:00
HexagonInstrFormats.td
Extensions of Hexagon V4 instructions.
2012-05-03 16:18:50 +00:00
HexagonInstrFormatsV4.td
Extensions of Hexagon V4 instructions.
2012-05-03 16:18:50 +00:00
HexagonInstrInfo.cpp
Support for target dependent Hexagon VLIW packetizer.
2012-05-03 21:52:53 +00:00
HexagonInstrInfo.h
Support for target dependent Hexagon VLIW packetizer.
2012-05-03 21:52:53 +00:00
HexagonInstrInfo.td
Extensions of Hexagon V4 instructions.
2012-05-03 16:18:50 +00:00
HexagonInstrInfoV3.td
Extensions of Hexagon V4 instructions.
2012-05-03 16:18:50 +00:00
HexagonInstrInfoV4.td
Update load/store instruction patterns in Hexagon V4.
2012-05-08 19:50:20 +00:00
HexagonIntrinsics.td
Revert r155365, r155366, and r155367. All three of these have regression
2012-04-23 18:25:57 +00:00
HexagonIntrinsicsDerived.td
Revert r155365, r155366, and r155367. All three of these have regression
2012-04-23 18:25:57 +00:00
HexagonIntrinsicsV3.td
…
HexagonIntrinsicsV4.td
…
HexagonISelDAGToDAG.cpp
Add an MF argument to TRI::getPointerRegClass() and TII::getRegClass().
2012-05-07 22:10:26 +00:00
HexagonISelLowering.cpp
Revert r155365, r155366, and r155367. All three of these have regression
2012-04-23 18:25:57 +00:00
HexagonISelLowering.h
Revert r155365, r155366, and r155367. All three of these have regression
2012-04-23 18:25:57 +00:00
HexagonMachineFunctionInfo.h
…
HexagonMCInst.h
Remove excess semi-colons to quiet warnings.
2012-05-08 20:45:04 +00:00
HexagonMCInstLower.cpp
Support for target dependent Hexagon VLIW packetizer.
2012-05-03 21:52:53 +00:00
HexagonPeephole.cpp
Reorder includes in Target backends to following coding standards. Remove some superfluous forward declarations.
2012-03-17 18:46:09 +00:00
HexagonRegisterInfo.cpp
Revert r155365, r155366, and r155367. All three of these have regression
2012-04-23 18:25:57 +00:00
HexagonRegisterInfo.h
This patch fixes a problem which arose when using the Post-RA scheduler
2012-04-23 21:39:35 +00:00
HexagonRegisterInfo.td
Remove the SubRegClasses field from RegisterClass descriptions.
2012-05-04 03:30:34 +00:00
HexagonRemoveSZExtArgs.cpp
Hexagon: Remove forbidden iostream includes (it introduces static initializers)
2012-02-06 10:19:29 +00:00
HexagonSchedule.td
Extensions of Hexagon V4 instructions.
2012-05-03 16:18:50 +00:00
HexagonScheduleV4.td
Extensions of Hexagon V4 instructions.
2012-05-03 16:18:50 +00:00
HexagonSelectCCInfo.td
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
HexagonSelectionDAGInfo.cpp
…
HexagonSelectionDAGInfo.h
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
HexagonSplitTFRCondSets.cpp
Revert r155365, r155366, and r155367. All three of these have regression
2012-04-23 18:25:57 +00:00
HexagonSubtarget.cpp
Revert r155365, r155366, and r155367. All three of these have regression
2012-04-23 18:25:57 +00:00
HexagonSubtarget.h
Revert r155365, r155366, and r155367. All three of these have regression
2012-04-23 18:25:57 +00:00
HexagonTargetMachine.cpp
Support for target dependent Hexagon VLIW packetizer.
2012-05-03 21:52:53 +00:00
HexagonTargetMachine.h
Reorder includes in Target backends to following coding standards. Remove some superfluous forward declarations.
2012-03-17 18:46:09 +00:00
HexagonTargetObjectFile.cpp
Reorder includes in Target backends to following coding standards. Remove some superfluous forward declarations.
2012-03-17 18:46:09 +00:00
HexagonTargetObjectFile.h
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
HexagonVarargsCallingConvention.h
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
HexagonVLIWPacketizer.cpp
Add an MF argument to TRI::getPointerRegClass() and TII::getRegClass().
2012-05-07 22:10:26 +00:00
LLVMBuild.txt
Hexagon: enable assembler output through the MC layer.
2012-04-12 17:55:53 +00:00
Makefile
Hexagon: enable assembler output through the MC layer.
2012-04-12 17:55:53 +00:00