mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-21 16:31:16 +00:00
d281de2181
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@7352 91177308-0d34-0410-b5e6-96231b3b80d8
100 lines
3.2 KiB
C++
100 lines
3.2 KiB
C++
//===-- X86TargetMachine.cpp - Define TargetMachine for the X86 -----------===//
|
|
//
|
|
// This file defines the X86 specific subclass of TargetMachine.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "X86TargetMachine.h"
|
|
#include "X86.h"
|
|
#include "llvm/PassManager.h"
|
|
#include "llvm/Target/TargetMachineImpls.h"
|
|
#include "llvm/CodeGen/MachineFunction.h"
|
|
#include "llvm/CodeGen/Passes.h"
|
|
#include "llvm/Transforms/Scalar.h"
|
|
#include "Support/CommandLine.h"
|
|
#include "Support/Statistic.h"
|
|
#include <iostream>
|
|
|
|
namespace {
|
|
cl::opt<bool> NoLocalRA("disable-local-ra",
|
|
cl::desc("Use Simple RA instead of Local RegAlloc"));
|
|
cl::opt<bool> PrintCode("print-machineinstrs",
|
|
cl::desc("Print generated machine code"));
|
|
}
|
|
|
|
// allocateX86TargetMachine - Allocate and return a subclass of TargetMachine
|
|
// that implements the X86 backend.
|
|
//
|
|
TargetMachine *allocateX86TargetMachine(unsigned Configuration) {
|
|
return new X86TargetMachine(Configuration);
|
|
}
|
|
|
|
|
|
/// X86TargetMachine ctor - Create an ILP32 architecture model
|
|
///
|
|
X86TargetMachine::X86TargetMachine(unsigned Config)
|
|
: TargetMachine("X86",
|
|
(Config & TM::EndianMask) == TM::LittleEndian,
|
|
(Config & TM::PtrSizeMask) == TM::PtrSize64 ? 8 : 4,
|
|
(Config & TM::PtrSizeMask) == TM::PtrSize64 ? 8 : 4,
|
|
(Config & TM::PtrSizeMask) == TM::PtrSize64 ? 8 : 4),
|
|
FrameInfo(TargetFrameInfo::StackGrowsDown, 8/*16 for SSE*/, 4) {
|
|
}
|
|
|
|
// llc backend for x86
|
|
bool X86TargetMachine::addPassesToEmitAssembly(PassManager &PM,
|
|
std::ostream &Out) {
|
|
PM.add(createLowerSwitchPass());
|
|
PM.add(createX86SimpleInstructionSelector(*this));
|
|
PM.add(createLocalRegisterAllocator());
|
|
PM.add(createX86FloatingPointStackifierPass());
|
|
PM.add(createPrologEpilogCodeInserter());
|
|
PM.add(createX86PeepholeOptimizerPass());
|
|
PM.add(createX86CodePrinterPass(Out, *this));
|
|
return false; // success!
|
|
}
|
|
|
|
/// addPassesToJITCompile - Add passes to the specified pass manager to
|
|
/// implement a fast dynamic compiler for this target. Return true if this is
|
|
/// not supported for this target.
|
|
///
|
|
bool X86TargetMachine::addPassesToJITCompile(PassManager &PM) {
|
|
// FIXME: Implement the switch instruction in the instruction selector!
|
|
PM.add(createLowerSwitchPass());
|
|
|
|
PM.add(createX86SimpleInstructionSelector(*this));
|
|
|
|
// TODO: optional optimizations go here
|
|
|
|
// FIXME: Add SSA based peephole optimizer here.
|
|
|
|
// Print the instruction selected machine code...
|
|
if (PrintCode)
|
|
PM.add(createMachineFunctionPrinterPass());
|
|
|
|
// Perform register allocation to convert to a concrete x86 representation
|
|
if (NoLocalRA)
|
|
PM.add(createSimpleRegisterAllocator());
|
|
else
|
|
PM.add(createLocalRegisterAllocator());
|
|
|
|
if (PrintCode)
|
|
PM.add(createMachineFunctionPrinterPass());
|
|
|
|
PM.add(createX86FloatingPointStackifierPass());
|
|
|
|
if (PrintCode)
|
|
PM.add(createMachineFunctionPrinterPass());
|
|
|
|
// Insert prolog/epilog code. Eliminate abstract frame index references...
|
|
PM.add(createPrologEpilogCodeInserter());
|
|
|
|
PM.add(createX86PeepholeOptimizerPass());
|
|
|
|
if (PrintCode) // Print the register-allocated code
|
|
PM.add(createX86CodePrinterPass(std::cerr, *this));
|
|
|
|
return false; // success!
|
|
}
|
|
|