mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 20:29:48 +00:00
c5e99819f4
Hard float for mips16 means essentially to compile as soft float but to use a runtime library for soft float that is written with native mips32 floating point instructions (those runtime routines run in mips32 hard float mode). The patch reviewed by Reed Kotler. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@195123 91177308-0d34-0410-b5e6-96231b3b80d8
31 lines
869 B
LLVM
31 lines
869 B
LLVM
; RUN: llc -march=mipsel -mcpu=mips16 -relocation-model=static < %s | FileCheck %s -check-prefix=16
|
|
|
|
@i = global i32 6, align 4
|
|
@j = global i32 12, align 4
|
|
@k = global i32 15, align 4
|
|
@l = global i32 20, align 4
|
|
@.str = private unnamed_addr constant [13 x i8] c"%i %i %i %i\0A\00", align 1
|
|
|
|
define void @foo() nounwind {
|
|
entry:
|
|
%0 = load i32* @i, align 4
|
|
%add = add nsw i32 %0, 5
|
|
store i32 %add, i32* @i, align 4
|
|
%1 = load i32* @j, align 4
|
|
%sub = sub nsw i32 %1, 5
|
|
store i32 %sub, i32* @j, align 4
|
|
%2 = load i32* @k, align 4
|
|
%add1 = add nsw i32 %2, 10000
|
|
store i32 %add1, i32* @k, align 4
|
|
%3 = load i32* @l, align 4
|
|
%sub2 = sub nsw i32 %3, 10000
|
|
store i32 %sub2, i32* @l, align 4
|
|
; 16: addiu ${{[0-9]+}}, 5 # 16 bit inst
|
|
; 16: addiu ${{[0-9]+}}, -5 # 16 bit inst
|
|
; 16: addiu ${{[0-9]+}}, 10000
|
|
; 16: addiu ${{[0-9]+}}, -10000
|
|
ret void
|
|
}
|
|
|
|
|