mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-02-23 05:29:23 +00:00
7eedd07d5e
Summary: These ISA's didn't add any instructions so they are almost identical to Mips32r2 and Mips64r2. Even the ELF e_flags are the same, However the ISA revision in .MIPS.abiflags is 3 or 5 respectively instead of 2. Reviewers: vmedic Reviewed By: vmedic Subscribers: tomatabacu, llvm-commits, atanasyan Differential Revision: http://reviews.llvm.org/D7381 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@229695 91177308-0d34-0410-b5e6-96231b3b80d8
117 lines
3.3 KiB
LLVM
117 lines
3.3 KiB
LLVM
; RUN: llc < %s -march=mips -mcpu=mips2 | FileCheck %s \
|
|
; RUN: -check-prefix=NOT-R6 -check-prefix=GP32
|
|
; RUN: llc < %s -march=mips -mcpu=mips32 | FileCheck %s \
|
|
; RUN: -check-prefix=NOT-R6 -check-prefix=GP32
|
|
; RUN: llc < %s -march=mips -mcpu=mips32r2 | FileCheck %s \
|
|
; RUN: -check-prefix=NOT-R6 -check-prefix=GP32
|
|
; RUN: llc < %s -march=mips -mcpu=mips32r3 | FileCheck %s \
|
|
; RUN: -check-prefix=NOT-R6 -check-prefix=GP32
|
|
; RUN: llc < %s -march=mips -mcpu=mips32r5 | FileCheck %s \
|
|
; RUN: -check-prefix=NOT-R6 -check-prefix=GP32
|
|
; RUN: llc < %s -march=mips -mcpu=mips32r6 | FileCheck %s \
|
|
; RUN: -check-prefix=R6 -check-prefix=GP32
|
|
; RUN: llc < %s -march=mips64 -mcpu=mips3 | FileCheck %s \
|
|
; RUN: -check-prefix=NOT-R6 -check-prefix=GP64-NOT-R6
|
|
; RUN: llc < %s -march=mips64 -mcpu=mips4 | FileCheck %s \
|
|
; RUN: -check-prefix=NOT-R6 -check-prefix=GP64-NOT-R6
|
|
; RUN: llc < %s -march=mips64 -mcpu=mips64 | FileCheck %s \
|
|
; RUN: -check-prefix=NOT-R6 -check-prefix=GP64-NOT-R6
|
|
; RUN: llc < %s -march=mips64 -mcpu=mips64r2 | FileCheck %s \
|
|
; RUN: -check-prefix=NOT-R6 -check-prefix=GP64-NOT-R6
|
|
; RUN: llc < %s -march=mips64 -mcpu=mips64r3 | FileCheck %s \
|
|
; RUN: -check-prefix=NOT-R6 -check-prefix=GP64-NOT-R6
|
|
; RUN: llc < %s -march=mips64 -mcpu=mips64r5 | FileCheck %s \
|
|
; RUN: -check-prefix=NOT-R6 -check-prefix=GP64-NOT-R6
|
|
; RUN: llc < %s -march=mips64 -mcpu=mips64r6 | FileCheck %s \
|
|
; RUN: -check-prefix=R6 -check-prefix=64R6
|
|
|
|
define zeroext i1 @udiv_i1(i1 zeroext %a, i1 zeroext %b) {
|
|
entry:
|
|
; ALL-LABEL: udiv_i1:
|
|
|
|
; NOT-R6: divu $zero, $4, $5
|
|
; NOT-R6: teq $5, $zero, 7
|
|
; NOT-R6: mflo $2
|
|
|
|
; R6: divu $2, $4, $5
|
|
; R6: teq $5, $zero, 7
|
|
|
|
%r = udiv i1 %a, %b
|
|
ret i1 %r
|
|
}
|
|
|
|
define zeroext i8 @udiv_i8(i8 zeroext %a, i8 zeroext %b) {
|
|
entry:
|
|
; ALL-LABEL: udiv_i8:
|
|
|
|
; NOT-R6: divu $zero, $4, $5
|
|
; NOT-R6: teq $5, $zero, 7
|
|
; NOT-R6: mflo $2
|
|
|
|
; R6: divu $2, $4, $5
|
|
; R6: teq $5, $zero, 7
|
|
|
|
%r = udiv i8 %a, %b
|
|
ret i8 %r
|
|
}
|
|
|
|
define zeroext i16 @udiv_i16(i16 zeroext %a, i16 zeroext %b) {
|
|
entry:
|
|
; ALL-LABEL: udiv_i16:
|
|
|
|
; NOT-R6: divu $zero, $4, $5
|
|
; NOT-R6: teq $5, $zero, 7
|
|
; NOT-R6: mflo $2
|
|
|
|
; R6: divu $2, $4, $5
|
|
; R6: teq $5, $zero, 7
|
|
|
|
%r = udiv i16 %a, %b
|
|
ret i16 %r
|
|
}
|
|
|
|
define signext i32 @udiv_i32(i32 signext %a, i32 signext %b) {
|
|
entry:
|
|
; ALL-LABEL: udiv_i32:
|
|
|
|
; NOT-R6: divu $zero, $4, $5
|
|
; NOT-R6: teq $5, $zero, 7
|
|
; NOT-R6: mflo $2
|
|
|
|
; R6: divu $2, $4, $5
|
|
; R6: teq $5, $zero, 7
|
|
|
|
%r = udiv i32 %a, %b
|
|
ret i32 %r
|
|
}
|
|
|
|
define signext i64 @udiv_i64(i64 signext %a, i64 signext %b) {
|
|
entry:
|
|
; ALL-LABEL: udiv_i64:
|
|
|
|
; GP32: lw $25, %call16(__udivdi3)($gp)
|
|
|
|
; GP64-NOT-R6: ddivu $zero, $4, $5
|
|
; GP64-NOT-R6: teq $5, $zero, 7
|
|
; GP64-NOT-R6: mflo $2
|
|
|
|
; 64R6: ddivu $2, $4, $5
|
|
; 64R6: teq $5, $zero, 7
|
|
|
|
%r = udiv i64 %a, %b
|
|
ret i64 %r
|
|
}
|
|
|
|
define signext i128 @udiv_i128(i128 signext %a, i128 signext %b) {
|
|
entry:
|
|
; ALL-LABEL: udiv_i128:
|
|
|
|
; GP32: lw $25, %call16(__udivti3)($gp)
|
|
|
|
; GP64-NOT-R6: ld $25, %call16(__udivti3)($gp)
|
|
; 64-R6: ld $25, %call16(__udivti3)($gp)
|
|
|
|
%r = udiv i128 %a, %b
|
|
ret i128 %r
|
|
}
|