Logo
Explore Mirrors Help
Sign In
6502/llvm-6502
1
0
Fork 0
You've already forked llvm-6502
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-06-12 13:38:21 +00:00
Code Issues Projects Releases Wiki Activity
Files
866797dc2ce3fe4bb3864211f23a01c49e59611d
llvm-6502/test/MC/Disassembler
History
Venkatraman Govindaraju 08da01c741 [Sparc] Add support for decoding 'swap' instruction.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@203424 91177308-0d34-0410-b5e6-96231b3b80d8
2014-03-09 23:32:07 +00:00
..
AArch64
…
ARM
ARM: change implicit immediate forms of {ld,st}r{,b}t to psuedo-instructions
2014-01-12 04:36:01 +00:00
Mips
This patch implements jalx instruction for Mips architecture.This instruction executes a procedure call within the current 256 MB-aligned region and change the ISA Mode from MIPS32 to microMIPS32 or MIPS16e. Usage samples for assembler and dissasembler are provided as well.
2014-03-03 13:12:59 +00:00
PowerPC
…
Sparc
[Sparc] Add support for decoding 'swap' instruction.
2014-03-09 23:32:07 +00:00
SystemZ
[SystemZ] Add MC support for interlocked-access 1 instructions
2013-12-24 15:14:05 +00:00
X86
Remove A6/A7 opcode maps. They can all be handled with a TB map, opcode of 0xa6/0xa7, and adding MRM_C0/MRM_E0 forms. Removes 376K from the disassembler tables.
2014-02-19 05:34:21 +00:00
XCore
…
Powered by Gitea Version: 1.24.0 Page: 1627ms Template: 16ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API