mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-26 06:29:20 +00:00
34ad6db8b9
- Introduce JITDefault code model. This tells targets to set different default code model for JIT. This eliminates the ugly hack in TargetMachine where code model is changed after construction. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@135580 91177308-0d34-0410-b5e6-96231b3b80d8
52 lines
1.8 KiB
C++
52 lines
1.8 KiB
C++
//===-- AlphaTargetMachine.cpp - Define TargetMachine for Alpha -----------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "Alpha.h"
|
|
#include "AlphaTargetMachine.h"
|
|
#include "llvm/PassManager.h"
|
|
#include "llvm/Support/FormattedStream.h"
|
|
#include "llvm/Target/TargetRegistry.h"
|
|
using namespace llvm;
|
|
|
|
extern "C" void LLVMInitializeAlphaTarget() {
|
|
// Register the target.
|
|
RegisterTargetMachine<AlphaTargetMachine> X(TheAlphaTarget);
|
|
}
|
|
|
|
AlphaTargetMachine::AlphaTargetMachine(const Target &T, StringRef TT,
|
|
StringRef CPU, StringRef FS,
|
|
Reloc::Model RM, CodeModel::Model CM)
|
|
: LLVMTargetMachine(T, TT, CPU, FS, RM, CM),
|
|
DataLayout("e-f128:128:128-n64"),
|
|
FrameLowering(Subtarget),
|
|
Subtarget(TT, CPU, FS),
|
|
TLInfo(*this),
|
|
TSInfo(*this) {
|
|
}
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Pass Pipeline Configuration
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
bool AlphaTargetMachine::addInstSelector(PassManagerBase &PM,
|
|
CodeGenOpt::Level OptLevel) {
|
|
PM.add(createAlphaISelDag(*this));
|
|
return false;
|
|
}
|
|
bool AlphaTargetMachine::addPreEmitPass(PassManagerBase &PM,
|
|
CodeGenOpt::Level OptLevel) {
|
|
// Must run branch selection immediately preceding the asm printer
|
|
PM.add(createAlphaBranchSelectionPass());
|
|
PM.add(createAlphaLLRPPass(*this));
|
|
return false;
|
|
}
|