mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-21 18:29:45 +00:00
7c9c6ed761
Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
133 lines
4.3 KiB
LLVM
133 lines
4.3 KiB
LLVM
; RUN: llc < %s -mtriple armv8 -mattr=+neon | FileCheck %s
|
|
; RUN: llc < %s -mtriple armv8 -mattr=+neon,+fp-armv8 -enable-unsafe-fp-math | FileCheck %s --check-prefix=CHECK-FAST
|
|
|
|
define <4 x float> @vmaxnmq(<4 x float>* %A, <4 x float>* %B) nounwind {
|
|
; CHECK-LABEL: vmaxnmq:
|
|
; CHECK: vmaxnm.f32 q{{[0-9]+}}, q{{[0-9]+}}, q{{[0-9]+}}
|
|
%tmp1 = load <4 x float>, <4 x float>* %A
|
|
%tmp2 = load <4 x float>, <4 x float>* %B
|
|
%tmp3 = call <4 x float> @llvm.arm.neon.vmaxnm.v4f32(<4 x float> %tmp1, <4 x float> %tmp2)
|
|
ret <4 x float> %tmp3
|
|
}
|
|
|
|
define <2 x float> @vmaxnmd(<2 x float>* %A, <2 x float>* %B) nounwind {
|
|
; CHECK-LABEL: vmaxnmd:
|
|
; CHECK: vmaxnm.f32 d{{[0-9]+}}, d{{[0-9]+}}, d{{[0-9]+}}
|
|
%tmp1 = load <2 x float>, <2 x float>* %A
|
|
%tmp2 = load <2 x float>, <2 x float>* %B
|
|
%tmp3 = call <2 x float> @llvm.arm.neon.vmaxnm.v2f32(<2 x float> %tmp1, <2 x float> %tmp2)
|
|
ret <2 x float> %tmp3
|
|
}
|
|
|
|
define <4 x float> @vminnmq(<4 x float>* %A, <4 x float>* %B) nounwind {
|
|
; CHECK-LABEL: vminnmq:
|
|
; CHECK: vminnm.f32 q{{[0-9]+}}, q{{[0-9]+}}, q{{[0-9]+}}
|
|
%tmp1 = load <4 x float>, <4 x float>* %A
|
|
%tmp2 = load <4 x float>, <4 x float>* %B
|
|
%tmp3 = call <4 x float> @llvm.arm.neon.vminnm.v4f32(<4 x float> %tmp1, <4 x float> %tmp2)
|
|
ret <4 x float> %tmp3
|
|
}
|
|
|
|
define <2 x float> @vminnmd(<2 x float>* %A, <2 x float>* %B) nounwind {
|
|
; CHECK-LABEL: vminnmd:
|
|
; CHECK: vminnm.f32 d{{[0-9]+}}, d{{[0-9]+}}, d{{[0-9]+}}
|
|
%tmp1 = load <2 x float>, <2 x float>* %A
|
|
%tmp2 = load <2 x float>, <2 x float>* %B
|
|
%tmp3 = call <2 x float> @llvm.arm.neon.vminnm.v2f32(<2 x float> %tmp1, <2 x float> %tmp2)
|
|
ret <2 x float> %tmp3
|
|
}
|
|
|
|
define float @fp-armv8_vminnm_o(float %a, float %b) {
|
|
; CHECK-FAST-LABEL: "fp-armv8_vminnm_o":
|
|
; CHECK-FAST-NOT: vcmp
|
|
; CHECK-FAST: vminnm.f32
|
|
; CHECK-LABEL: "fp-armv8_vminnm_o":
|
|
; CHECK-NOT: vminnm.f32
|
|
%cmp = fcmp olt float %a, %b
|
|
%cond = select i1 %cmp, float %a, float %b
|
|
ret float %cond
|
|
}
|
|
|
|
define float @fp-armv8_vminnm_o_rev(float %a, float %b) {
|
|
; CHECK-FAST-LABEL: "fp-armv8_vminnm_o_rev":
|
|
; CHECK-FAST-NOT: vcmp
|
|
; CHECK-FAST: vminnm.f32
|
|
; CHECK-LABEL: "fp-armv8_vminnm_o_rev":
|
|
; CHECK-NOT: vminnm.f32
|
|
%cmp = fcmp ogt float %a, %b
|
|
%cond = select i1 %cmp, float %b, float %a
|
|
ret float %cond
|
|
}
|
|
|
|
define float @fp-armv8_vminnm_u(float %a, float %b) {
|
|
; CHECK-FAST-LABEL: "fp-armv8_vminnm_u":
|
|
; CHECK-FAST-NOT: vcmp
|
|
; CHECK-FAST: vminnm.f32
|
|
; CHECK-LABEL: "fp-armv8_vminnm_u":
|
|
; CHECK-NOT: vminnm.f32
|
|
%cmp = fcmp ult float %a, %b
|
|
%cond = select i1 %cmp, float %a, float %b
|
|
ret float %cond
|
|
}
|
|
|
|
define float @fp-armv8_vminnm_u_rev(float %a, float %b) {
|
|
; CHECK-FAST-LABEL: "fp-armv8_vminnm_u_rev":
|
|
; CHECK-FAST-NOT: vcmp
|
|
; CHECK-FAST: vminnm.f32
|
|
; CHECK-LABEL: "fp-armv8_vminnm_u_rev":
|
|
; CHECK-NOT: vminnm.f32
|
|
%cmp = fcmp ugt float %a, %b
|
|
%cond = select i1 %cmp, float %b, float %a
|
|
ret float %cond
|
|
}
|
|
|
|
define float @fp-armv8_vmaxnm_o(float %a, float %b) {
|
|
; CHECK-FAST-LABEL: "fp-armv8_vmaxnm_o":
|
|
; CHECK-FAST-NOT: vcmp
|
|
; CHECK-FAST: vmaxnm.f32
|
|
; CHECK-LABEL: "fp-armv8_vmaxnm_o":
|
|
; CHECK-NOT: vmaxnm.f32
|
|
%cmp = fcmp ogt float %a, %b
|
|
%cond = select i1 %cmp, float %a, float %b
|
|
ret float %cond
|
|
}
|
|
|
|
define float @fp-armv8_vmaxnm_o_rev(float %a, float %b) {
|
|
; CHECK-FAST-LABEL: "fp-armv8_vmaxnm_o_rev":
|
|
; CHECK-FAST-NOT: vcmp
|
|
; CHECK-FAST: vmaxnm.f32
|
|
; CHECK-LABEL: "fp-armv8_vmaxnm_o_rev":
|
|
; CHECK-NOT: vmaxnm.f32
|
|
%cmp = fcmp olt float %a, %b
|
|
%cond = select i1 %cmp, float %b, float %a
|
|
ret float %cond
|
|
}
|
|
|
|
define float @fp-armv8_vmaxnm_u(float %a, float %b) {
|
|
; CHECK-FAST-LABEL: "fp-armv8_vmaxnm_u":
|
|
; CHECK-FAST-NOT: vcmp
|
|
; CHECK-FAST: vmaxnm.f32
|
|
; CHECK-LABEL: "fp-armv8_vmaxnm_u":
|
|
; CHECK-NOT: vmaxnm.f32
|
|
%cmp = fcmp ugt float %a, %b
|
|
%cond = select i1 %cmp, float %a, float %b
|
|
ret float %cond
|
|
}
|
|
|
|
define float @fp-armv8_vmaxnm_u_rev(float %a, float %b) {
|
|
; CHECK-FAST-LABEL: "fp-armv8_vmaxnm_u_rev":
|
|
; CHECK-FAST-NOT: vcmp
|
|
; CHECK-FAST: vmaxnm.f32
|
|
; CHECK-LABEL: "fp-armv8_vmaxnm_u_rev":
|
|
; CHECK-NOT: vmaxnm.f32
|
|
%cmp = fcmp ult float %a, %b
|
|
%cond = select i1 %cmp, float %b, float %a
|
|
ret float %cond
|
|
}
|
|
|
|
|
|
declare <4 x float> @llvm.arm.neon.vminnm.v4f32(<4 x float>, <4 x float>) nounwind readnone
|
|
declare <2 x float> @llvm.arm.neon.vminnm.v2f32(<2 x float>, <2 x float>) nounwind readnone
|
|
declare <4 x float> @llvm.arm.neon.vmaxnm.v4f32(<4 x float>, <4 x float>) nounwind readnone
|
|
declare <2 x float> @llvm.arm.neon.vmaxnm.v2f32(<2 x float>, <2 x float>) nounwind readnone
|