mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-14 11:32:34 +00:00
f99998a2b0
Previously mips16 was sharing the pattern addr which is used for mips32 and mips64. This had a number of problems: 1) Storing and loading byte and halfword quantities for mips16 has particular problems due to the primarily non mips16 nature of SP. When we must load/store byte/halfword stack objects in a function, we must create a mips16 alias register for SP. This functionality is tested in stchar.ll. 2) We need to have an FP register under certain conditions (such as dynamically sized alloca). We use mips16 register S0 for this purpose. In this case, we also use this register when accessing frame objects so this issue also affects the complex pattern addr16. This functionality is tested in alloca16.ll. The Mips16InstrInfo.td has been updated to use addr16 instead of addr. The complex pattern C++ function for addr has been copied to addr16 and updated to reflect the above issues. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@166897 91177308-0d34-0410-b5e6-96231b3b80d8
60 lines
1.8 KiB
C++
60 lines
1.8 KiB
C++
//===-- MipsMachineFunctionInfo.cpp - Private data used for Mips ----------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "MipsMachineFunction.h"
|
|
#include "MipsInstrInfo.h"
|
|
#include "MipsSubtarget.h"
|
|
#include "MCTargetDesc/MipsBaseInfo.h"
|
|
#include "llvm/Function.h"
|
|
#include "llvm/CodeGen/MachineInstrBuilder.h"
|
|
#include "llvm/CodeGen/MachineRegisterInfo.h"
|
|
#include "llvm/Support/CommandLine.h"
|
|
|
|
using namespace llvm;
|
|
|
|
static cl::opt<bool>
|
|
FixGlobalBaseReg("mips-fix-global-base-reg", cl::Hidden, cl::init(true),
|
|
cl::desc("Always use $gp as the global base register."));
|
|
|
|
bool MipsFunctionInfo::globalBaseRegSet() const {
|
|
return GlobalBaseReg;
|
|
}
|
|
|
|
unsigned MipsFunctionInfo::getGlobalBaseReg() {
|
|
// Return if it has already been initialized.
|
|
if (GlobalBaseReg)
|
|
return GlobalBaseReg;
|
|
|
|
const MipsSubtarget &ST = MF.getTarget().getSubtarget<MipsSubtarget>();
|
|
|
|
const TargetRegisterClass *RC;
|
|
if (ST.inMips16Mode())
|
|
RC=(const TargetRegisterClass*)&Mips::CPU16RegsRegClass;
|
|
else
|
|
RC = ST.isABI_N64() ?
|
|
(const TargetRegisterClass*)&Mips::CPU64RegsRegClass :
|
|
(const TargetRegisterClass*)&Mips::CPURegsRegClass;
|
|
return GlobalBaseReg = MF.getRegInfo().createVirtualRegister(RC);
|
|
}
|
|
|
|
bool MipsFunctionInfo::mips16SPAliasRegSet() const {
|
|
return Mips16SPAliasReg;
|
|
}
|
|
unsigned MipsFunctionInfo::getMips16SPAliasReg() {
|
|
// Return if it has already been initialized.
|
|
if (Mips16SPAliasReg)
|
|
return Mips16SPAliasReg;
|
|
|
|
const TargetRegisterClass *RC;
|
|
RC=(const TargetRegisterClass*)&Mips::CPU16RegsRegClass;
|
|
return Mips16SPAliasReg = MF.getRegInfo().createVirtualRegister(RC);
|
|
}
|
|
|
|
void MipsFunctionInfo::anchor() { }
|