mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-21 02:29:22 +00:00
9e08876a2a
instructions to help disassembly. We also changed the output of the addressing modes to omit the '+' from the assembler syntax #+/-<imm> or +/-<Rm>. See, for example, A8.6.57/58/60. And modified test cases to not expect '+' in +reg or #+num. For example, ; CHECK: ldr.w r9, [r7, #28] git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@98745 91177308-0d34-0410-b5e6-96231b3b80d8
18 lines
514 B
LLVM
18 lines
514 B
LLVM
; RUN: llc < %s -mtriple=arm-linux-gnueabi | FileCheck %s
|
|
; This test checks that the address of the varg arguments is correctly
|
|
; computed when there are 5 or more regular arguments.
|
|
|
|
define void @f(i32 %a1, i32 %a2, i32 %a3, i32 %a4, i32 %a5, ...) {
|
|
entry:
|
|
;CHECK: sub sp, sp, #4
|
|
;CHECK: add r{{[0-9]+}}, sp, #8
|
|
;CHECK: str r{{[0-9]+}}, [sp], #4
|
|
;CHECK: bx lr
|
|
%ap = alloca i8*, align 4
|
|
%ap1 = bitcast i8** %ap to i8*
|
|
call void @llvm.va_start(i8* %ap1)
|
|
ret void
|
|
}
|
|
|
|
declare void @llvm.va_start(i8*) nounwind
|