mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-01 15:11:24 +00:00
5e3c87ee1a
This adds support for parsing and emitting the SBREL relocation variant for the ARM target. Handling this relocation variant is necessary for supporting the full ARM ELF specification. Addresses PR22128. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@225595 91177308-0d34-0410-b5e6-96231b3b80d8
38 lines
859 B
ArmAsm
38 lines
859 B
ArmAsm
@ RUN: llvm-mc -triple armv7-eabi -filetype obj -o - %s | llvm-readobj -r - \
|
|
@ RUN: | FileCheck %s
|
|
@ RUN: llvm-mc -triple thumbv7-eabi -filetype obj -o - %s | llvm-readobj -r - \
|
|
@ RUN: | FileCheck %s
|
|
|
|
.syntax unified
|
|
|
|
.section .text.r_arm_abs8
|
|
|
|
.byte abs8_0 -128
|
|
.byte abs8_1 +255
|
|
|
|
@ CHECK: Section {{.*}} .rel.text.r_arm_abs8 {
|
|
@ CHECK: 0x0 R_ARM_ABS8 abs8_0 0x0
|
|
@ CHECK: 0x1 R_ARM_ABS8 abs8_1 0x0
|
|
@ CHECK: }
|
|
|
|
.section .text.r_arm_abs16
|
|
|
|
.short abs16_0 -32768
|
|
.short abs16_1 +65535
|
|
|
|
@ CHECK: Section {{.*}} .rel.text.r_arm_abs16 {
|
|
@ CHECK: 0x0 R_ARM_ABS16 abs16_0 0x0
|
|
@ CHECK: 0x2 R_ARM_ABS16 abs16_1 0x0
|
|
@ CHECK: }
|
|
|
|
.section .text.r_arm_sbrel32
|
|
|
|
.word target(sbrel)
|
|
.word target(SBREL)
|
|
|
|
@ CHECK: Section {{.*}} .rel.text.r_arm_sbrel32 {
|
|
@ CHECK: 0x0 R_ARM_SBREL32 target 0x0
|
|
@ CHECK: 0x4 R_ARM_SBREL32 target 0x0
|
|
@ CHECK: }
|
|
|