mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-16 11:30:51 +00:00
16221a60a0
account. Atoms use LEA for updating SP in prologs/epilogs, and the exact LEA opcode depends on the data model. Also reapplying the test case which was added and then reverted (because of Atom failures), this time specifying explicitly the CPU in addition to the triple. The test case now checks all variations (data mode, cpu Atom vs. Core). git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@174542 91177308-0d34-0410-b5e6-96231b3b80d8
32 lines
1.0 KiB
LLVM
32 lines
1.0 KiB
LLVM
; RUN: llc -mtriple=x86_64-pc-linux -mcpu=corei7 < %s | FileCheck -check-prefix=CORE_LP64 %s
|
|
; RUN: llc -mtriple=x86_64-pc-linux -mcpu=atom < %s | FileCheck -check-prefix=ATOM_LP64 %s
|
|
; RUN: llc -mtriple=x86_64-pc-linux-gnux32 -mcpu=corei7 < %s | FileCheck -check-prefix=CORE_ILP32 %s
|
|
; RUN: llc -mtriple=x86_64-pc-linux-gnux32 -mcpu=atom < %s | FileCheck -check-prefix=ATOM_ILP32 %s
|
|
|
|
define i32 @bar(i32 %a) nounwind {
|
|
entry:
|
|
%arr = alloca [400 x i32], align 16
|
|
|
|
; There is a 2x2 variation matrix here:
|
|
; Atoms use LEA to update the SP. Opcode bitness depends on data model.
|
|
; Cores use sub/add to update the SP. Opcode titness depends on data model.
|
|
|
|
; CORE_LP64: subq $1608
|
|
; CORE_ILP32: subl $1608
|
|
; ATOM_LP64: leaq -1608
|
|
; ATOM_ILP32: leal -1608
|
|
|
|
%arraydecay = getelementptr inbounds [400 x i32]* %arr, i64 0, i64 0
|
|
%call = call i32 @foo(i32 %a, i32* %arraydecay) nounwind
|
|
ret i32 %call
|
|
|
|
; CORE_LP64: addq $1608
|
|
; CORE_ILP32: addl $1608
|
|
; ATOM_LP64: leaq 1608
|
|
; ATOM_ILP32: leal 1608
|
|
|
|
}
|
|
|
|
declare i32 @foo(i32, i32*)
|
|
|