mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-21 03:29:40 +00:00
3c92309f0d
The existing matcher has lots of AT&T assembly dialect assumptions baked into it. In particular, the hack for resolving the size of a memory operand by appending the four most common suffixes doesn't work at all. The Intel assembly dialect mnemonic table has ambiguous entries, so we need to try matching multiple times with different operand sizes, since that's the only way to choose different instruction variants. This makes us more compatible with gas's implementation of Intel assembly syntax. MSVC assumes you want byte-sized operations for the instructions that we reject as ambiguous. Reviewed By: grosbach Differential Revision: http://reviews.llvm.org/D4747 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@216481 91177308-0d34-0410-b5e6-96231b3b80d8
45 lines
1.2 KiB
ArmAsm
45 lines
1.2 KiB
ArmAsm
// RUN: not llvm-mc -triple i686-unknown-unknown %s -o /dev/null 2>&1 | FileCheck %s
|
|
|
|
.intel_syntax
|
|
|
|
// Basic case of ambiguity for inc.
|
|
|
|
inc [eax]
|
|
// CHECK: error: ambiguous operand size for instruction 'inc'
|
|
inc dword ptr [eax]
|
|
inc word ptr [eax]
|
|
inc byte ptr [eax]
|
|
// CHECK-NOT: error:
|
|
|
|
// Other ambiguous instructions. Anything that doesn't take a register,
|
|
// basically.
|
|
|
|
dec [eax]
|
|
// CHECK: error: ambiguous operand size for instruction 'dec'
|
|
mov [eax], 1
|
|
// CHECK: error: ambiguous operand size for instruction 'mov'
|
|
and [eax], 0
|
|
// CHECK: error: ambiguous operand size for instruction 'and'
|
|
or [eax], 1
|
|
// CHECK: error: ambiguous operand size for instruction 'or'
|
|
add [eax], 1
|
|
// CHECK: error: ambiguous operand size for instruction 'add'
|
|
sub [eax], 1
|
|
// CHECK: error: ambiguous operand size for instruction 'sub'
|
|
|
|
// gas assumes these instructions are pointer-sized by default, and we follow
|
|
// suit.
|
|
push [eax]
|
|
call [eax]
|
|
jmp [eax]
|
|
// CHECK-NOT: error:
|
|
|
|
add byte ptr [eax], eax
|
|
// CHECK: error: invalid operand for instruction
|
|
|
|
add byte ptr [eax], eax
|
|
// CHECK: error: invalid operand for instruction
|
|
|
|
add rax, 3
|
|
// CHECK: error: register %rax is only available in 64-bit mode
|