mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-26 05:32:25 +00:00
1ef70ff39b
Now that `Metadata` is typeless, reflect that in the assembly. These
are the matching assembly changes for the metadata/value split in
r223802.
- Only use the `metadata` type when referencing metadata from a call
intrinsic -- i.e., only when it's used as a `Value`.
- Stop pretending that `ValueAsMetadata` is wrapped in an `MDNode`
when referencing it from call intrinsics.
So, assembly like this:
define @foo(i32 %v) {
call void @llvm.foo(metadata !{i32 %v}, metadata !0)
call void @llvm.foo(metadata !{i32 7}, metadata !0)
call void @llvm.foo(metadata !1, metadata !0)
call void @llvm.foo(metadata !3, metadata !0)
call void @llvm.foo(metadata !{metadata !3}, metadata !0)
ret void, !bar !2
}
!0 = metadata !{metadata !2}
!1 = metadata !{i32* @global}
!2 = metadata !{metadata !3}
!3 = metadata !{}
turns into this:
define @foo(i32 %v) {
call void @llvm.foo(metadata i32 %v, metadata !0)
call void @llvm.foo(metadata i32 7, metadata !0)
call void @llvm.foo(metadata i32* @global, metadata !0)
call void @llvm.foo(metadata !3, metadata !0)
call void @llvm.foo(metadata !{!3}, metadata !0)
ret void, !bar !2
}
!0 = !{!2}
!1 = !{i32* @global}
!2 = !{!3}
!3 = !{}
I wrote an upgrade script that handled almost all of the tests in llvm
and many of the tests in cfe (even handling many `CHECK` lines). I've
attached it (or will attach it in a moment if you're speedy) to PR21532
to help everyone update their out-of-tree testcases.
This is part of PR21532.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@224257 91177308-0d34-0410-b5e6-96231b3b80d8
104 lines
2.9 KiB
LLVM
104 lines
2.9 KiB
LLVM
; RUN: llc < %s -march=nvptx -mcpu=sm_20 | FileCheck %s --check-prefix=SM20
|
|
; RUN: llc < %s -march=nvptx -mcpu=sm_30 | FileCheck %s --check-prefix=SM30
|
|
|
|
target triple = "nvptx-unknown-cuda"
|
|
|
|
@tex0 = internal addrspace(1) global i64 0, align 8
|
|
@surf0 = internal addrspace(1) global i64 0, align 8
|
|
|
|
declare i32 @llvm.nvvm.txq.width(i64)
|
|
declare i32 @llvm.nvvm.txq.height(i64)
|
|
declare i32 @llvm.nvvm.suq.width(i64)
|
|
declare i32 @llvm.nvvm.suq.height(i64)
|
|
declare i64 @llvm.nvvm.texsurf.handle.internal.p1i64(i64 addrspace(1)*)
|
|
|
|
|
|
; SM20-LABEL: @t0
|
|
; SM30-LABEL: @t0
|
|
define i32 @t0(i64 %texHandle) {
|
|
; SM20: txq.width.b32
|
|
; SM30: txq.width.b32
|
|
%width = tail call i32 @llvm.nvvm.txq.width(i64 %texHandle)
|
|
ret i32 %width
|
|
}
|
|
|
|
; SM20-LABEL: @t1
|
|
; SM30-LABEL: @t1
|
|
define i32 @t1() {
|
|
; SM30: mov.u64 %rd[[HANDLE:[0-9]+]], tex0
|
|
%texHandle = tail call i64 @llvm.nvvm.texsurf.handle.internal.p1i64(i64 addrspace(1)* @tex0)
|
|
; SM20: txq.width.b32 %r{{[0-9]+}}, [tex0]
|
|
; SM30: txq.width.b32 %r{{[0-9]+}}, [%rd[[HANDLE:[0-9]+]]]
|
|
%width = tail call i32 @llvm.nvvm.txq.width(i64 %texHandle)
|
|
ret i32 %width
|
|
}
|
|
|
|
|
|
; SM20-LABEL: @t2
|
|
; SM30-LABEL: @t2
|
|
define i32 @t2(i64 %texHandle) {
|
|
; SM20: txq.height.b32
|
|
; SM30: txq.height.b32
|
|
%height = tail call i32 @llvm.nvvm.txq.height(i64 %texHandle)
|
|
ret i32 %height
|
|
}
|
|
|
|
; SM20-LABEL: @t3
|
|
; SM30-LABEL: @t3
|
|
define i32 @t3() {
|
|
; SM30: mov.u64 %rd[[HANDLE:[0-9]+]], tex0
|
|
%texHandle = tail call i64 @llvm.nvvm.texsurf.handle.internal.p1i64(i64 addrspace(1)* @tex0)
|
|
; SM20: txq.height.b32 %r{{[0-9]+}}, [tex0]
|
|
; SM30: txq.height.b32 %r{{[0-9]+}}, [%rd[[HANDLE:[0-9]+]]]
|
|
%height = tail call i32 @llvm.nvvm.txq.height(i64 %texHandle)
|
|
ret i32 %height
|
|
}
|
|
|
|
|
|
; SM20-LABEL: @s0
|
|
; SM30-LABEL: @s0
|
|
define i32 @s0(i64 %surfHandle) {
|
|
; SM20: suq.width.b32
|
|
; SM30: suq.width.b32
|
|
%width = tail call i32 @llvm.nvvm.suq.width(i64 %surfHandle)
|
|
ret i32 %width
|
|
}
|
|
|
|
; SM20-LABEL: @s1
|
|
; SM30-LABEL: @s1
|
|
define i32 @s1() {
|
|
; SM30: mov.u64 %rd[[HANDLE:[0-9]+]], surf0
|
|
%surfHandle = tail call i64 @llvm.nvvm.texsurf.handle.internal.p1i64(i64 addrspace(1)* @surf0)
|
|
; SM20: suq.width.b32 %r{{[0-9]+}}, [surf0]
|
|
; SM30: suq.width.b32 %r{{[0-9]+}}, [%rd[[HANDLE:[0-9]+]]]
|
|
%width = tail call i32 @llvm.nvvm.suq.width(i64 %surfHandle)
|
|
ret i32 %width
|
|
}
|
|
|
|
|
|
; SM20-LABEL: @s2
|
|
; SM30-LABEL: @s2
|
|
define i32 @s2(i64 %surfHandle) {
|
|
; SM20: suq.height.b32
|
|
; SM30: suq.height.b32
|
|
%height = tail call i32 @llvm.nvvm.suq.height(i64 %surfHandle)
|
|
ret i32 %height
|
|
}
|
|
|
|
; SM20-LABEL: @s3
|
|
; SM30-LABEL: @s3
|
|
define i32 @s3() {
|
|
; SM30: mov.u64 %rd[[HANDLE:[0-9]+]], surf0
|
|
%surfHandle = tail call i64 @llvm.nvvm.texsurf.handle.internal.p1i64(i64 addrspace(1)* @surf0)
|
|
; SM20: suq.height.b32 %r{{[0-9]+}}, [surf0]
|
|
; SM30: suq.height.b32 %r{{[0-9]+}}, [%rd[[HANDLE:[0-9]+]]]
|
|
%height = tail call i32 @llvm.nvvm.suq.height(i64 %surfHandle)
|
|
ret i32 %height
|
|
}
|
|
|
|
|
|
|
|
!nvvm.annotations = !{!1, !2}
|
|
!1 = !{i64 addrspace(1)* @tex0, !"texture", i32 1}
|
|
!2 = !{i64 addrspace(1)* @surf0, !"surface", i32 1}
|