6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-09-12 05:56:25 +00:00
Code Issues Projects Releases Wiki Activity
920a2089d9
llvm-6502/include/llvm/Target
History
Evan Cheng 5f54ce3473 For each instruction itinerary class, specify the number of micro-ops each 
instruction in the class would be decoded to. Or zero if the number of
uOPs must be determined dynamically.

This will be used to determine the cost-effectiveness of predicating a
micro-coded instruction.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@113513 91177308-0d34-0410-b5e6-96231b3b80d8
2010-09-09 18:18:55 +00:00
..
Mangler.h Revert r107205 and r107207. 2010-06-29 22:34:52 +00:00
SubtargetFeature.h The getDefaultSubtargetFeatures method of SubtargetFeature did actually return a 2010-05-11 00:30:02 +00:00
Target.td tblgen/AsmMatcher: Always emit the match function as 'MatchInstructionImpl', 2010-08-12 00:55:32 +00:00
TargetAsmBackend.h MC: Change RelaxInstruction to only take the input and output instructions. 2010-05-26 18:15:06 +00:00
TargetAsmLexer.h
TargetAsmParser.h MC/AsmParser: Push the burdon of emitting diagnostics about unmatched 2010-08-12 00:55:38 +00:00
TargetCallingConv.h Split the SDValue out of OutputArg so that SelectionDAG-independent 2010-07-07 15:54:55 +00:00
TargetCallingConv.td Fix a couple of typos. 2010-08-27 21:38:11 +00:00
TargetData.h Don't use unsigned char for alignments in TargetData. There aren't 2010-08-11 18:15:01 +00:00
TargetELFWriterInfo.h
TargetFrameInfo.h
TargetInstrDesc.h Implement register class inflation. 2010-08-10 18:37:40 +00:00
TargetInstrInfo.h For each instruction itinerary class, specify the number of micro-ops each 2010-09-09 18:18:55 +00:00
TargetInstrItineraries.h For each instruction itinerary class, specify the number of micro-ops each 2010-09-09 18:18:55 +00:00
TargetIntrinsicInfo.h
TargetJITInfo.h
TargetLowering.h add a specialization for the MVT form of getTypeAction, since it is 2010-08-25 23:05:45 +00:00
TargetLoweringObjectFile.h Add a new section and accessor for TLS data. 2010-05-22 00:00:58 +00:00
TargetMachine.h Add hook to insert late LLVM=>LLVM passes just before isel 2010-07-24 20:48:54 +00:00
TargetOpcodes.h Rename DBG_LABEL PROLOG_LABEL, because it's only used during prolog emission and 2010-07-16 22:20:36 +00:00
TargetOptions.h Grammar. 2010-07-29 18:11:28 +00:00
TargetRegisterInfo.h Reapply this increase to the number of virtual registers. All of the 2010-09-03 22:46:31 +00:00
TargetRegistry.h Plug the remaining MC leaks by giving MCObjectStreamer/MCAsmStreamer ownership of the TargetAsmBackend and the MCCodeEmitter. 2010-07-29 17:48:06 +00:00
TargetSchedule.td For each instruction itinerary class, specify the number of micro-ops each 2010-09-09 18:18:55 +00:00
TargetSelect.h Fix LLVM target initialization to deal with sociopathic outside projects 2010-08-30 18:34:48 +00:00
TargetSelectionDAG.td finally remove the immAllOnesV_bc/immAllZerosV_bc patterns 2010-03-28 08:43:23 +00:00
TargetSelectionDAGInfo.h Fix a comment. 2010-05-11 18:03:41 +00:00
TargetSubtarget.h