mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-17 18:31:04 +00:00
9217916725
"Fix the MachineScheduler's logic for updating ready times for in-order. Now the scheduler updates a node's ready time as soon as it is scheduled, before releasing dependent nodes." This fix was only made in one variant of the ScheduleDAGMI driver. Francois de Ferriere reported the issue in the other bit of code where it was also needed. I never got around to coming up with a test case, but it's an obvious fix that shouldn't be delayed any longer. I'll try to refactor this code a little better. I did verify performance on a wide variety of targets and saw no negative impact with this fix. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@233366 91177308-0d34-0410-b5e6-96231b3b80d8
34 lines
1.3 KiB
LLVM
34 lines
1.3 KiB
LLVM
; RUN: llc < %s -mtriple=aarch64-none-linux-gnu -march=arm64 | FileCheck %s
|
|
|
|
|
|
define <4 x i16> @fptosi_v4f64_to_v4i16(<4 x double>* %ptr) {
|
|
; CHECK: fptosi_v4f64_to_v4i16
|
|
; CHECK-DAG: fcvtzs v[[LHS:[0-9]+]].2d, v1.2d
|
|
; CHECK-DAG: fcvtzs v[[RHS:[0-9]+]].2d, v0.2d
|
|
; CHECK-DAG: xtn v[[LHS_NA:[0-9]+]].2s, v[[LHS]].2d
|
|
; CHECK-DAG: xtn v[[RHS_NA:[0-9]+]].2s, v[[RHS]].2d
|
|
; CHECK: uzp1 v0.4h, v[[RHS_NA]].4h, v[[LHS_NA]].4h
|
|
%tmp1 = load <4 x double>, <4 x double>* %ptr
|
|
%tmp2 = fptosi <4 x double> %tmp1 to <4 x i16>
|
|
ret <4 x i16> %tmp2
|
|
}
|
|
|
|
define <8 x i8> @fptosi_v4f64_to_v4i8(<8 x double>* %ptr) {
|
|
; CHECK: fptosi_v4f64_to_v4i8
|
|
; CHECK-DAG: fcvtzs v[[CONV0:[0-9]+]].2d, v0.2d
|
|
; CHECK-DAG: fcvtzs v[[CONV1:[0-9]+]].2d, v1.2d
|
|
; CHECK-DAG: fcvtzs v[[CONV2:[0-9]+]].2d, v2.2d
|
|
; CHECK-DAG: fcvtzs v[[CONV3:[0-9]+]].2d, v3.2d
|
|
; CHECK-DAG: xtn v[[NA0:[0-9]+]].2s, v[[CONV0]].2d
|
|
; CHECK-DAG: xtn v[[NA1:[0-9]+]].2s, v[[CONV1]].2d
|
|
; CHECK-DAG: xtn v[[NA2:[0-9]+]].2s, v[[CONV2]].2d
|
|
; CHECK-DAG: xtn v[[NA3:[0-9]+]].2s, v[[CONV3]].2d
|
|
; CHECK-DAG: uzp1 v[[TMP1:[0-9]+]].4h, v[[CONV1]].4h, v[[CONV0]].4h
|
|
; CHECK-DAG: uzp1 v[[TMP2:[0-9]+]].4h, v[[CONV3]].4h, v[[CONV2]].4h
|
|
; CHECK: uzp1 v0.8b, v[[TMP2]].8b, v[[TMP1]].8b
|
|
%tmp1 = load <8 x double>, <8 x double>* %ptr
|
|
%tmp2 = fptosi <8 x double> %tmp1 to <8 x i8>
|
|
ret <8 x i8> %tmp2
|
|
}
|
|
|