mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 20:29:48 +00:00
8ad4c00c00
flag. Then in a debugger developers can set breakpoints at these calls to see waht is about to be selected and what the resulting subgraph looks like. This really helps when debugging instruction selection. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@58278 91177308-0d34-0410-b5e6-96231b3b80d8
276 lines
8.0 KiB
C++
276 lines
8.0 KiB
C++
//===-- PIC16ISelDAGToDAG.cpp - A dag to dag inst selector for PIC16 ------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file defines an instruction selector for the PIC16 target.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#define DEBUG_TYPE "pic16-isel"
|
|
|
|
#include "PIC16.h"
|
|
#include "PIC16ISelLowering.h"
|
|
#include "PIC16RegisterInfo.h"
|
|
#include "PIC16Subtarget.h"
|
|
#include "PIC16TargetMachine.h"
|
|
#include "llvm/GlobalValue.h"
|
|
#include "llvm/Instructions.h"
|
|
#include "llvm/Intrinsics.h"
|
|
#include "llvm/Type.h"
|
|
#include "llvm/CodeGen/MachineConstantPool.h"
|
|
#include "llvm/CodeGen/MachineFunction.h"
|
|
#include "llvm/CodeGen/MachineFrameInfo.h"
|
|
#include "llvm/CodeGen/MachineInstrBuilder.h"
|
|
#include "llvm/CodeGen/SelectionDAGISel.h"
|
|
#include "llvm/Support/CFG.h"
|
|
#include "llvm/Support/Compiler.h"
|
|
#include "llvm/Support/Debug.h"
|
|
#include "llvm/Target/TargetMachine.h"
|
|
using namespace llvm;
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Instruction Selector Implementation
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// PIC16DAGToDAGISel - PIC16 specific code to select PIC16 machine
|
|
// instructions for SelectionDAG operations.
|
|
//===----------------------------------------------------------------------===//
|
|
namespace {
|
|
|
|
class VISIBILITY_HIDDEN PIC16DAGToDAGISel : public SelectionDAGISel {
|
|
|
|
/// TM - Keep a reference to PIC16TargetMachine.
|
|
PIC16TargetMachine &TM;
|
|
|
|
public:
|
|
explicit PIC16DAGToDAGISel(PIC16TargetMachine &tm) :
|
|
SelectionDAGISel(*tm.getTargetLowering()),
|
|
TM(tm) {}
|
|
|
|
virtual void InstructionSelect();
|
|
|
|
// Pass Name
|
|
virtual const char *getPassName() const {
|
|
return "PIC16 DAG->DAG Pattern Instruction Selection";
|
|
}
|
|
|
|
private:
|
|
// Include the pieces autogenerated from the target description.
|
|
#include "PIC16GenDAGISel.inc"
|
|
|
|
SDNode *Select(SDValue N);
|
|
|
|
// Select addressing mode. currently assume base + offset addr mode.
|
|
bool SelectAM(SDValue Op, SDValue N, SDValue &Base, SDValue &Offset);
|
|
bool SelectDirectAM(SDValue Op, SDValue N, SDValue &Base,
|
|
SDValue &Offset);
|
|
bool StoreInDirectAM(SDValue Op, SDValue N, SDValue &fsr);
|
|
bool LoadFSR(SDValue Op, SDValue N, SDValue &Base, SDValue &Offset);
|
|
bool LoadNothing(SDValue Op, SDValue N, SDValue &Base,
|
|
SDValue &Offset);
|
|
|
|
// getI8Imm - Return a target constant with the specified
|
|
// value, of type i8.
|
|
inline SDValue getI8Imm(unsigned Imm) {
|
|
return CurDAG->getTargetConstant(Imm, MVT::i8);
|
|
}
|
|
|
|
|
|
#ifndef NDEBUG
|
|
unsigned Indent;
|
|
#endif
|
|
};
|
|
|
|
}
|
|
|
|
/// InstructionSelect - This callback is invoked by
|
|
/// SelectionDAGISel when it has created a SelectionDAG for us to codegen.
|
|
void PIC16DAGToDAGISel::InstructionSelect()
|
|
{
|
|
DEBUG(BB->dump());
|
|
// Codegen the basic block.
|
|
|
|
DOUT << "===== Instruction selection begins:\n";
|
|
#ifndef NDEBUG
|
|
Indent = 0;
|
|
#endif
|
|
|
|
// Select target instructions for the DAG.
|
|
SelectRoot(*CurDAG);
|
|
|
|
DOUT << "===== Instruction selection ends:\n";
|
|
|
|
CurDAG->RemoveDeadNodes();
|
|
}
|
|
|
|
|
|
bool PIC16DAGToDAGISel::
|
|
SelectDirectAM (SDValue Op, SDValue N, SDValue &Base, SDValue &Offset)
|
|
{
|
|
GlobalAddressSDNode *GA;
|
|
ConstantSDNode *GC;
|
|
|
|
// if Address is FI, get the TargetFrameIndex.
|
|
if (FrameIndexSDNode *FIN = dyn_cast<FrameIndexSDNode>(N)) {
|
|
DOUT << "--------- its frame Index\n";
|
|
Base = CurDAG->getTargetFrameIndex(FIN->getIndex(), MVT::i32);
|
|
Offset = CurDAG->getTargetConstant(0, MVT::i32);
|
|
return true;
|
|
}
|
|
|
|
if (N.getOpcode() == ISD::GlobalAddress) {
|
|
GA = dyn_cast<GlobalAddressSDNode>(N);
|
|
Offset = CurDAG->getTargetConstant((unsigned char)GA->getOffset(), MVT::i8);
|
|
Base = CurDAG->getTargetGlobalAddress(GA->getGlobal(), MVT::i16,
|
|
GA->getOffset());
|
|
return true;
|
|
}
|
|
|
|
if (N.getOpcode() == ISD::ADD) {
|
|
GC = dyn_cast<ConstantSDNode>(N.getOperand(1));
|
|
Offset = CurDAG->getTargetConstant((unsigned char)GC->getZExtValue(),
|
|
MVT::i8);
|
|
if ((GA = dyn_cast<GlobalAddressSDNode>(N.getOperand(0)))) {
|
|
Base = CurDAG->getTargetGlobalAddress(GA->getGlobal(), MVT::i16,
|
|
GC->getZExtValue());
|
|
return true;
|
|
}
|
|
else if (FrameIndexSDNode *FIN
|
|
= dyn_cast<FrameIndexSDNode>(N.getOperand(0))) {
|
|
Base = CurDAG->getTargetFrameIndex(FIN->getIndex(), MVT::i32);
|
|
return true;
|
|
}
|
|
}
|
|
|
|
return false;
|
|
}
|
|
|
|
|
|
// FIXME: must also account for preinc/predec/postinc/postdec.
|
|
bool PIC16DAGToDAGISel::
|
|
StoreInDirectAM (SDValue Op, SDValue N, SDValue &fsr)
|
|
{
|
|
RegisterSDNode *Reg;
|
|
if (N.getOpcode() == ISD::LOAD) {
|
|
LoadSDNode *LD = dyn_cast<LoadSDNode>(N);
|
|
if (LD) {
|
|
fsr = LD->getBasePtr();
|
|
}
|
|
else if (isa<RegisterSDNode>(N.getNode())) {
|
|
//FIXME an attempt to retrieve the register number
|
|
//but does not work
|
|
DOUT << "this is a register\n";
|
|
Reg = dyn_cast<RegisterSDNode>(N.getNode());
|
|
fsr = CurDAG->getRegister(Reg->getReg(),MVT::i16);
|
|
}
|
|
else {
|
|
DOUT << "this is not a register\n";
|
|
// FIXME must use whatever load is using
|
|
fsr = CurDAG->getRegister(1,MVT::i16);
|
|
}
|
|
return true;
|
|
}
|
|
return false;
|
|
}
|
|
|
|
bool PIC16DAGToDAGISel::
|
|
LoadFSR (SDValue Op, SDValue N, SDValue &Base, SDValue &Offset)
|
|
{
|
|
GlobalAddressSDNode *GA;
|
|
|
|
if (N.getOpcode() == ISD::GlobalAddress) {
|
|
GA = dyn_cast<GlobalAddressSDNode>(N);
|
|
Offset = CurDAG->getTargetConstant((unsigned char)GA->getOffset(), MVT::i8);
|
|
Base = CurDAG->getTargetGlobalAddress(GA->getGlobal(), MVT::i16,
|
|
GA->getOffset());
|
|
return true;
|
|
}
|
|
else if (N.getOpcode() == PIC16ISD::Package) {
|
|
CurDAG->setGraphColor(Op.getNode(), "blue");
|
|
CurDAG->viewGraph();
|
|
}
|
|
|
|
return false;
|
|
}
|
|
|
|
// LoadNothing - Don't thake this seriously, it will change.
|
|
bool PIC16DAGToDAGISel::
|
|
LoadNothing (SDValue Op, SDValue N, SDValue &Base, SDValue &Offset)
|
|
{
|
|
GlobalAddressSDNode *GA;
|
|
if (N.getOpcode() == ISD::GlobalAddress) {
|
|
GA = dyn_cast<GlobalAddressSDNode>(N);
|
|
DOUT << "==========" << GA->getOffset() << "\n";
|
|
Offset = CurDAG->getTargetConstant((unsigned char)GA->getOffset(), MVT::i8);
|
|
Base = CurDAG->getTargetGlobalAddress(GA->getGlobal(), MVT::i16,
|
|
GA->getOffset());
|
|
return true;
|
|
}
|
|
|
|
return false;
|
|
}
|
|
|
|
|
|
/// Select - Select instructions not customized! Used for
|
|
/// expanded, promoted and normal instructions.
|
|
SDNode* PIC16DAGToDAGISel::Select(SDValue N)
|
|
{
|
|
SDNode *Node = N.getNode();
|
|
unsigned Opcode = Node->getOpcode();
|
|
|
|
// Dump information about the Node being selected
|
|
#ifndef NDEBUG
|
|
DOUT << std::string(Indent, ' ') << "Selecting: ";
|
|
DEBUG(Node->dump(CurDAG));
|
|
DOUT << "\n";
|
|
Indent += 2;
|
|
#endif
|
|
|
|
// If we have a custom node, we already have selected!
|
|
if (Node->isMachineOpcode()) {
|
|
#ifndef NDEBUG
|
|
DOUT << std::string(Indent-2, ' ') << "== ";
|
|
DEBUG(Node->dump(CurDAG));
|
|
DOUT << "\n";
|
|
Indent -= 2;
|
|
#endif
|
|
return NULL;
|
|
}
|
|
|
|
///
|
|
// FIXME: Instruction Selection not handled by custom or by the
|
|
// auto-generated tablegen selection should be handled here.
|
|
///
|
|
switch(Opcode) {
|
|
default: break;
|
|
}
|
|
|
|
// Select the default instruction.
|
|
SDNode *ResNode = SelectCode(N);
|
|
|
|
#ifndef NDEBUG
|
|
DOUT << std::string(Indent-2, ' ') << "=> ";
|
|
if (ResNode == NULL || ResNode == N.getNode())
|
|
DEBUG(N.getNode()->dump(CurDAG));
|
|
else
|
|
DEBUG(ResNode->dump(CurDAG));
|
|
DOUT << "\n";
|
|
Indent -= 2;
|
|
#endif
|
|
|
|
return ResNode;
|
|
}
|
|
|
|
/// createPIC16ISelDag - This pass converts a legalized DAG into a
|
|
/// PIC16-specific DAG, ready for instruction scheduling.
|
|
FunctionPass *llvm::createPIC16ISelDag(PIC16TargetMachine &TM) {
|
|
return new PIC16DAGToDAGISel(TM);
|
|
}
|
|
|