llvm-6502/lib/Target/AArch64
Eric Christopher 933d2bd391 Fix "the the" in comments.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@240112 91177308-0d34-0410-b5e6-96231b3b80d8
2015-06-19 01:53:21 +00:00
..
AsmParser [AArch64] AsmParser should be case insensitive about accepting vector register names. 2015-06-08 21:32:16 +00:00
Disassembler Fix "the the" in comments. 2015-06-19 01:53:21 +00:00
InstPrinter Remove unnecessary conversion from StringRef to std::string and back to StringRef. NFC. 2015-06-10 02:07:37 +00:00
MCTargetDesc Move IsUsedInReloc from MCSymbolELF to MCSymbol. 2015-06-17 20:08:20 +00:00
TargetInfo
Utils
AArch64.h [AArch64] Revert r239711 again. We need to discuss how to share code between AArch64 and ARM backend. 2015-06-15 01:56:40 +00:00
AArch64.td
AArch64A53Fix835769.cpp
AArch64A57FPLoadBalancing.cpp
AArch64AddressTypePromotion.cpp
AArch64AdvSIMDScalarPass.cpp
AArch64AsmPrinter.cpp Clean up redundant copies of Triple objects. NFC 2015-06-16 15:44:21 +00:00
AArch64BranchRelaxation.cpp
AArch64CallingConvention.h
AArch64CallingConvention.td
AArch64CleanupLocalDynamicTLSPass.cpp
AArch64CollectLOH.cpp
AArch64ConditionalCompares.cpp
AArch64ConditionOptimizer.cpp
AArch64DeadRegisterDefinitionsPass.cpp
AArch64ExpandPseudoInsts.cpp
AArch64FastISel.cpp On behalf of Alexandros Lamprineas: 2015-06-15 15:48:44 +00:00
AArch64FrameLowering.cpp
AArch64FrameLowering.h
AArch64InstrAtomics.td
AArch64InstrFormats.td Revert "AArch64: Use CMP;CCMP sequences for and/or/setcc trees." 2015-06-17 04:02:32 +00:00
AArch64InstrInfo.cpp [TargetInstrInfo] Rename getLdStBaseRegImmOfs and implement for x86. 2015-06-15 18:44:14 +00:00
AArch64InstrInfo.h [TargetInstrInfo] Rename getLdStBaseRegImmOfs and implement for x86. 2015-06-15 18:44:14 +00:00
AArch64InstrInfo.td Revert "AArch64: Use CMP;CCMP sequences for and/or/setcc trees." 2015-06-17 04:02:32 +00:00
AArch64ISelDAGToDAG.cpp
AArch64ISelLowering.cpp Fix "the the" in comments. 2015-06-19 01:53:21 +00:00
AArch64ISelLowering.h Revert "AArch64: Use CMP;CCMP sequences for and/or/setcc trees." 2015-06-17 04:02:32 +00:00
AArch64LoadStoreOptimizer.cpp [AArch64] Remove an overly conservative check when generating store pairs. 2015-06-09 20:59:41 +00:00
AArch64MachineCombinerPattern.h
AArch64MachineFunctionInfo.h
AArch64MCInstLower.cpp
AArch64MCInstLower.h
AArch64PBQPRegAlloc.cpp
AArch64PBQPRegAlloc.h
AArch64PerfectShuffle.h
AArch64PromoteConstant.cpp
AArch64RegisterInfo.cpp
AArch64RegisterInfo.h
AArch64RegisterInfo.td
AArch64SchedA53.td
AArch64SchedA57.td
AArch64SchedA57WriteRes.td
AArch64SchedCyclone.td
AArch64Schedule.td
AArch64SelectionDAGInfo.cpp
AArch64SelectionDAGInfo.h
AArch64StorePairSuppress.cpp [TargetInstrInfo] Rename getLdStBaseRegImmOfs and implement for x86. 2015-06-15 18:44:14 +00:00
AArch64Subtarget.cpp Replace string GNU Triples with llvm::Triple in MCSubtargetInfo and create*MCSubtargetInfo(). NFC. 2015-06-10 12:11:26 +00:00
AArch64Subtarget.h Rename TargetSubtargetInfo::enablePostMachineScheduler() to enablePostRAScheduler() 2015-06-13 03:42:16 +00:00
AArch64TargetMachine.cpp Clean up redundant copies of Triple objects. NFC 2015-06-16 15:44:21 +00:00
AArch64TargetMachine.h Replace string GNU Triples with llvm::Triple in TargetMachine. NFC. 2015-06-11 19:41:26 +00:00
AArch64TargetObjectFile.cpp
AArch64TargetObjectFile.h
AArch64TargetTransformInfo.cpp [AArch64] Revert r239711 again. We need to discuss how to share code between AArch64 and ARM backend. 2015-06-15 01:56:40 +00:00
AArch64TargetTransformInfo.h [AArch64] Revert r239711 again. We need to discuss how to share code between AArch64 and ARM backend. 2015-06-15 01:56:40 +00:00
CMakeLists.txt [AArch64] Revert r239711 again. We need to discuss how to share code between AArch64 and ARM backend. 2015-06-15 01:56:40 +00:00
LLVMBuild.txt
Makefile