mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-28 22:29:56 +00:00
The tests for the disassembler were adapted from the encoder tests, and for the most part, the output from the disassembler matches that encoder-test inputs. There are some places where more-informative mnemonics could be produced (notably for the branch instructions), and those cases are noted in the tests with FIXMEs. Future work includes: - Generating more-informative mnemonics when possible (this may also be done in the printer). - Remove the dependence on positional "numbered" operand-to-variable mapping (for both encoding and decoding). - Internally using 64-bit instruction variants in 64-bit mode (if this turns out to matter). git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@197693 91177308-0d34-0410-b5e6-96231b3b80d8
25 lines
895 B
Makefile
25 lines
895 B
Makefile
##===- lib/Target/PowerPC/Makefile -------------------------*- Makefile -*-===##
|
|
#
|
|
# The LLVM Compiler Infrastructure
|
|
#
|
|
# This file is distributed under the University of Illinois Open Source
|
|
# License. See LICENSE.TXT for details.
|
|
#
|
|
##===----------------------------------------------------------------------===##
|
|
|
|
LEVEL = ../../..
|
|
LIBRARYNAME = LLVMPowerPCCodeGen
|
|
TARGET = PPC
|
|
|
|
# Make sure that tblgen is run, first thing.
|
|
BUILT_SOURCES = PPCGenRegisterInfo.inc PPCGenAsmMatcher.inc \
|
|
PPCGenAsmWriter.inc PPCGenCodeEmitter.inc \
|
|
PPCGenInstrInfo.inc PPCGenDAGISel.inc \
|
|
PPCGenSubtargetInfo.inc PPCGenCallingConv.inc \
|
|
PPCGenMCCodeEmitter.inc PPCGenFastISel.inc \
|
|
PPCGenDisassemblerTables.inc
|
|
|
|
DIRS = AsmParser Disassembler InstPrinter TargetInfo MCTargetDesc
|
|
|
|
include $(LEVEL)/Makefile.common
|