mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-11 08:07:22 +00:00
45c5c57179
The RegisterCoalescer understands overlapping live ranges where one register is defined as a copy of the other. With this change, register allocators using LiveRegMatrix can do the same, at least for copies between physical and virtual registers. When a physreg is defined by a copy from a virtreg, allow those live ranges to overlap: %CL<def> = COPY %vreg11:sub_8bit; GR32_ABCD:%vreg11 %vreg13<def,tied1> = SAR32rCL %vreg13<tied0>, %CL<imp-use,kill> We can assign %vreg11 to %ECX, overlapping the live range of %CL. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@163336 91177308-0d34-0410-b5e6-96231b3b80d8
88 lines
1.7 KiB
LLVM
88 lines
1.7 KiB
LLVM
; RUN: llc < %s -march=x86 -mtriple=i386-linux-gnu -relocation-model=pic | FileCheck -check-prefix=X32 %s
|
|
; RUN: llc < %s -march=x86-64 -mtriple=x86_64-linux-gnu -relocation-model=pic | FileCheck -check-prefix=X64 %s
|
|
|
|
@i = thread_local global i32 15
|
|
@j = internal thread_local global i32 42
|
|
@k = internal thread_local global i32 42
|
|
|
|
define i32 @f1() {
|
|
entry:
|
|
%tmp1 = load i32* @i
|
|
ret i32 %tmp1
|
|
}
|
|
|
|
; X32: f1:
|
|
; X32: leal i@TLSGD(,%ebx), %eax
|
|
; X32: calll ___tls_get_addr@PLT
|
|
|
|
; X64: f1:
|
|
; X64: leaq i@TLSGD(%rip), %rdi
|
|
; X64: callq __tls_get_addr@PLT
|
|
|
|
|
|
@i2 = external thread_local global i32
|
|
|
|
define i32* @f2() {
|
|
entry:
|
|
ret i32* @i
|
|
}
|
|
|
|
; X32: f2:
|
|
; X32: leal i@TLSGD(,%ebx), %eax
|
|
; X32: calll ___tls_get_addr@PLT
|
|
|
|
; X64: f2:
|
|
; X64: leaq i@TLSGD(%rip), %rdi
|
|
; X64: callq __tls_get_addr@PLT
|
|
|
|
|
|
|
|
define i32 @f3() {
|
|
entry:
|
|
%tmp1 = load i32* @i ; <i32> [#uses=1]
|
|
ret i32 %tmp1
|
|
}
|
|
|
|
; X32: f3:
|
|
; X32: leal i@TLSGD(,%ebx), %eax
|
|
; X32: calll ___tls_get_addr@PLT
|
|
|
|
; X64: f3:
|
|
; X64: leaq i@TLSGD(%rip), %rdi
|
|
; X64: callq __tls_get_addr@PLT
|
|
|
|
|
|
define i32* @f4() nounwind {
|
|
entry:
|
|
ret i32* @i
|
|
}
|
|
|
|
; X32: f4:
|
|
; X32: leal i@TLSGD(,%ebx), %eax
|
|
; X32: calll ___tls_get_addr@PLT
|
|
|
|
; X64: f4:
|
|
; X64: leaq i@TLSGD(%rip), %rdi
|
|
; X64: callq __tls_get_addr@PLT
|
|
|
|
|
|
define i32 @f5() nounwind {
|
|
entry:
|
|
%0 = load i32* @j, align 4
|
|
%1 = load i32* @k, align 4
|
|
%add = add nsw i32 %0, %1
|
|
ret i32 %add
|
|
}
|
|
|
|
; X32: f5:
|
|
; X32: leal {{[jk]}}@TLSLDM(%ebx)
|
|
; X32: calll ___tls_get_addr@PLT
|
|
; X32: movl {{[jk]}}@DTPOFF(%e
|
|
; X32: addl {{[jk]}}@DTPOFF(%e
|
|
|
|
; X64: f5:
|
|
; X64: leaq {{[jk]}}@TLSLD(%rip), %rdi
|
|
; X64: callq __tls_get_addr@PLT
|
|
; X64: movl {{[jk]}}@DTPOFF(%r
|
|
; X64: addl {{[jk]}}@DTPOFF(%r
|