mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-19 03:29:22 +00:00
ba4733d901
complete. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@29156 91177308-0d34-0410-b5e6-96231b3b80d8
93 lines
3.2 KiB
C++
93 lines
3.2 KiB
C++
//=====-- PPCSubtarget.h - Define Subtarget for the PPC -------*- C++ -*--====//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file was developed by Nate Begeman and is distributed under the
|
|
// University of Illinois Open Source License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file declares the PowerPC specific subclass of TargetSubtarget.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef POWERPCSUBTARGET_H
|
|
#define POWERPCSUBTARGET_H
|
|
|
|
#include "llvm/Target/TargetInstrItineraries.h"
|
|
#include "llvm/Target/TargetSubtarget.h"
|
|
|
|
#include <string>
|
|
|
|
namespace llvm {
|
|
class Module;
|
|
|
|
class PPCSubtarget : public TargetSubtarget {
|
|
protected:
|
|
/// stackAlignment - The minimum alignment known to hold of the stack frame on
|
|
/// entry to the function and which must be maintained by every function.
|
|
unsigned StackAlignment;
|
|
|
|
/// Selected instruction itineraries (one entry per itinerary class.)
|
|
InstrItineraryData InstrItins;
|
|
|
|
/// Used by the ISel to turn in optimizations for POWER4-derived architectures
|
|
bool IsGigaProcessor;
|
|
bool Has64BitSupport;
|
|
bool Use64BitRegs;
|
|
bool IsPPC64;
|
|
bool HasAltivec;
|
|
bool HasFSQRT;
|
|
bool HasSTFIWX;
|
|
bool IsDarwin;
|
|
public:
|
|
/// This constructor initializes the data members to match that
|
|
/// of the specified module.
|
|
///
|
|
PPCSubtarget(const Module &M, const std::string &FS, bool is64Bit);
|
|
|
|
/// ParseSubtargetFeatures - Parses features string setting specified
|
|
/// subtarget options. Definition of function is auto generated by tblgen.
|
|
void ParseSubtargetFeatures(const std::string &FS, const std::string &CPU);
|
|
|
|
/// getStackAlignment - Returns the minimum alignment known to hold of the
|
|
/// stack frame on entry to the function and which must be maintained by every
|
|
/// function for this subtarget.
|
|
unsigned getStackAlignment() const { return StackAlignment; }
|
|
|
|
/// getInstrItins - Return the instruction itineraies based on subtarget
|
|
/// selection.
|
|
const InstrItineraryData getInstrItineraryData() const { return InstrItins; }
|
|
|
|
/// getTargetDataString - Return the pointer size and type alignment
|
|
/// properties of this subtarget.
|
|
const char *getTargetDataString() const {
|
|
return isPPC64() ? "E-p:64:64-d:32-l:32" : "E-p:32:32-d:32-l:32";
|
|
}
|
|
|
|
/// isPPC64 - Return true if we are generating code for 64-bit pointer mode.
|
|
///
|
|
bool isPPC64() const { return IsPPC64; }
|
|
|
|
/// has64BitSupport - Return true if the selected CPU supports 64-bit
|
|
/// instructions, regardless of whether we are in 32-bit or 64-bit mode.
|
|
bool has64BitSupport() const { return Has64BitSupport; }
|
|
|
|
/// use64BitRegs - Return true if in 64-bit mode or if we should use 64-bit
|
|
/// registers in 32-bit mode when possible. This can only true if
|
|
/// has64BitSupport() returns true.
|
|
bool use64BitRegs() const { return Use64BitRegs; }
|
|
|
|
|
|
// Specific obvious features.
|
|
bool hasFSQRT() const { return HasFSQRT; }
|
|
bool hasSTFIWX() const { return HasSTFIWX; }
|
|
bool hasAltivec() const { return HasAltivec; }
|
|
bool isGigaProcessor() const { return IsGigaProcessor; }
|
|
|
|
bool isDarwin() const { return IsDarwin; }
|
|
};
|
|
} // End llvm namespace
|
|
|
|
#endif
|