Daniel Dunbar 95506d40c5 MC: Change RelaxInstruction to only take the input and output instructions. ...

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@104713 91177308-0d34-0410-b5e6-96231b3b80d8

2010-05-26 18:15:06 +00:00

..

Mangler.h

…

SubtargetFeature.h

The getDefaultSubtargetFeatures method of SubtargetFeature did actually return a

2010-05-11 00:30:02 +00:00

Target.td

Replace the SubRegSet tablegen class with a less error-prone mechanism.

2010-05-26 17:27:12 +00:00

TargetAsmBackend.h

MC: Change RelaxInstruction to only take the input and output instructions.

2010-05-26 18:15:06 +00:00

TargetAsmLexer.h

…

TargetAsmParser.h

…

TargetCallingConv.td

…

TargetData.h

…

TargetELFWriterInfo.h

…

TargetFrameInfo.h

…

TargetInstrDesc.h

…

TargetInstrInfo.h

Implement @llvm.returnaddress. rdar://8015977.

2010-05-22 01:47:14 +00:00

TargetInstrItineraries.h

…

TargetIntrinsicInfo.h

…

TargetJITInfo.h

…

TargetLowering.h

Allow targets more controls on what nodes are scheduled by reg pressure, what for latency in hybrid mode.

2010-05-20 23:26:43 +00:00

TargetLoweringObjectFile.h

Add a new section and accessor for TLS data.

2010-05-22 00:00:58 +00:00

TargetMachine.h

Allow targets more controls on what nodes are scheduled by reg pressure, what for latency in hybrid mode.

2010-05-20 23:26:43 +00:00

TargetOpcodes.h

Add a pseudo instruction REG_SEQUENCE that takes a list of registers and

2010-05-01 00:28:44 +00:00

TargetOptions.h

Remove the -enable-sjlj-eh option, which doesn't do anything.

2010-05-02 15:36:26 +00:00

TargetRegisterInfo.h

Drop the SuperregHashTable. It is essentially the same as SubregHashTable.

2010-05-25 23:43:18 +00:00

TargetRegistry.h

Currently, createMachOStreamer() is invoked directly in llvm-mc which

2010-05-21 12:54:43 +00:00

TargetSchedule.td

…

TargetSelect.h

…

TargetSelectionDAG.td

…

TargetSelectionDAGInfo.h

Fix a comment.

2010-05-11 18:03:41 +00:00

TargetSubtarget.h

…