mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-28 06:29:45 +00:00
591c2f738a
Including following 14 instructions: 4 ld1 insts: post-index load multiple 1-element structure to sequential 1/2/3/4 registers. ld2/ld3/ld4: post-index load multiple N-element structure to sequential N registers (N=2,3,4). 4 st1 insts: post-index store multiple 1-element structure from sequential 1/2/3/4 registers. st2/st3/st4: post-index store multiple N-element structure from sequential N registers (N = 2,3,4). git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@194043 91177308-0d34-0410-b5e6-96231b3b80d8
201 lines
8.2 KiB
LLVM
201 lines
8.2 KiB
LLVM
; RUN: llc < %s -verify-machineinstrs -mtriple=aarch64-none-linux-gnu -mattr=+neon | FileCheck %s
|
|
|
|
define <4 x i16> @test_vld1_fx_update(i16** %ptr) nounwind {
|
|
; CHECK: test_vld1_fx_update
|
|
; CHECK: ld1 {v{{[0-9]+}}.4h}, [x{{[0-9]+|sp}}], #8
|
|
%A = load i16** %ptr
|
|
%tmp0 = bitcast i16* %A to i8*
|
|
%tmp1 = call <4 x i16> @llvm.arm.neon.vld1.v4i16(i8* %tmp0, i32 2)
|
|
%tmp2 = getelementptr i16* %A, i32 4
|
|
store i16* %tmp2, i16** %ptr
|
|
ret <4 x i16> %tmp1
|
|
}
|
|
|
|
define <2 x i32> @test_vld1_reg_update(i32** %ptr, i32 %inc) nounwind {
|
|
; CHECK: test_vld1_reg_update
|
|
; CHECK: ld1 {v{{[0-9]+}}.2s}, [x{{[0-9]+|sp}}], x{{[0-9]+}}
|
|
%A = load i32** %ptr
|
|
%tmp0 = bitcast i32* %A to i8*
|
|
%tmp1 = call <2 x i32> @llvm.arm.neon.vld1.v2i32(i8* %tmp0, i32 4)
|
|
%tmp2 = getelementptr i32* %A, i32 %inc
|
|
store i32* %tmp2, i32** %ptr
|
|
ret <2 x i32> %tmp1
|
|
}
|
|
|
|
define <2 x float> @test_vld2_fx_update(float** %ptr) nounwind {
|
|
; CHECK: test_vld2_fx_update
|
|
; CHECK: ld2 {v{{[0-9]+}}.2s, v{{[0-9]+}}.2s}, [x{{[0-9]+|sp}}], #16
|
|
%A = load float** %ptr
|
|
%tmp0 = bitcast float* %A to i8*
|
|
%tmp1 = call { <2 x float>, <2 x float> } @llvm.arm.neon.vld2.v2f32(i8* %tmp0, i32 4)
|
|
%tmp2 = extractvalue { <2 x float>, <2 x float> } %tmp1, 0
|
|
%tmp3 = getelementptr float* %A, i32 4
|
|
store float* %tmp3, float** %ptr
|
|
ret <2 x float> %tmp2
|
|
}
|
|
|
|
define <16 x i8> @test_vld2_reg_update(i8** %ptr, i32 %inc) nounwind {
|
|
; CHECK: test_vld2_reg_update
|
|
; CHECK: ld2 {v{{[0-9]+}}.16b, v{{[0-9]+}}.16b}, [x{{[0-9]+|sp}}], x{{[0-9]+}}
|
|
%A = load i8** %ptr
|
|
%tmp0 = call { <16 x i8>, <16 x i8> } @llvm.arm.neon.vld2.v16i8(i8* %A, i32 1)
|
|
%tmp1 = extractvalue { <16 x i8>, <16 x i8> } %tmp0, 0
|
|
%tmp2 = getelementptr i8* %A, i32 %inc
|
|
store i8* %tmp2, i8** %ptr
|
|
ret <16 x i8> %tmp1
|
|
}
|
|
|
|
define <4 x i32> @test_vld3_fx_update(i32** %ptr) nounwind {
|
|
; CHECK: test_vld3_fx_update
|
|
; CHECK: ld3 {v{{[0-9]+}}.4s, v{{[0-9]+}}.4s, v{{[0-9]+}}.4s}, [x{{[0-9]+|sp}}], #48
|
|
%A = load i32** %ptr
|
|
%tmp0 = bitcast i32* %A to i8*
|
|
%tmp1 = call { <4 x i32>, <4 x i32>, <4 x i32> } @llvm.arm.neon.vld3.v4i32(i8* %tmp0, i32 4)
|
|
%tmp2 = extractvalue { <4 x i32>, <4 x i32>, <4 x i32> } %tmp1, 0
|
|
%tmp3 = getelementptr i32* %A, i32 12
|
|
store i32* %tmp3, i32** %ptr
|
|
ret <4 x i32> %tmp2
|
|
}
|
|
|
|
define <4 x i16> @test_vld3_reg_update(i16** %ptr, i32 %inc) nounwind {
|
|
; CHECK: test_vld3_reg_update
|
|
; CHECK: ld3 {v{{[0-9]+}}.4h, v{{[0-9]+}}.4h, v{{[0-9]+}}.4h}, [x{{[0-9]+|sp}}], x{{[0-9]+}}
|
|
%A = load i16** %ptr
|
|
%tmp0 = bitcast i16* %A to i8*
|
|
%tmp1 = call { <4 x i16>, <4 x i16>, <4 x i16> } @llvm.arm.neon.vld3.v4i16(i8* %tmp0, i32 2)
|
|
%tmp2 = extractvalue { <4 x i16>, <4 x i16>, <4 x i16> } %tmp1, 0
|
|
%tmp3 = getelementptr i16* %A, i32 %inc
|
|
store i16* %tmp3, i16** %ptr
|
|
ret <4 x i16> %tmp2
|
|
}
|
|
|
|
define <8 x i16> @test_vld4_fx_update(i16** %ptr) nounwind {
|
|
; CHECK: test_vld4_fx_update
|
|
; CHECK: ld4 {v{{[0-9]+}}.8h, v{{[0-9]+}}.8h, v{{[0-9]+}}.8h, v{{[0-9]+}}.8h}, [x{{[0-9]+|sp}}], #64
|
|
%A = load i16** %ptr
|
|
%tmp0 = bitcast i16* %A to i8*
|
|
%tmp1 = call { <8 x i16>, <8 x i16>, <8 x i16>, <8 x i16> } @llvm.arm.neon.vld4.v8i16(i8* %tmp0, i32 8)
|
|
%tmp2 = extractvalue { <8 x i16>, <8 x i16>, <8 x i16>, <8 x i16> } %tmp1, 0
|
|
%tmp3 = getelementptr i16* %A, i32 32
|
|
store i16* %tmp3, i16** %ptr
|
|
ret <8 x i16> %tmp2
|
|
}
|
|
|
|
;Check for a post-increment updating load with register increment.
|
|
define <8 x i8> @test_vld4_reg_update(i8** %ptr, i32 %inc) nounwind {
|
|
; CHECK: test_vld4_reg_update
|
|
; CHECK: ld4 {v{{[0-9]+}}.8b, v{{[0-9]+}}.8b, v{{[0-9]+}}.8b, v{{[0-9]+}}.8b}, [x{{[0-9]+|sp}}], x{{[0-9]+}}
|
|
%A = load i8** %ptr
|
|
%tmp0 = call { <8 x i8>, <8 x i8>, <8 x i8>, <8 x i8> } @llvm.arm.neon.vld4.v8i8(i8* %A, i32 1)
|
|
%tmp1 = extractvalue { <8 x i8>, <8 x i8>, <8 x i8>, <8 x i8> } %tmp0, 0
|
|
%tmp2 = getelementptr i8* %A, i32 %inc
|
|
store i8* %tmp2, i8** %ptr
|
|
ret <8 x i8> %tmp1
|
|
}
|
|
|
|
;Check for a post-increment updating store.
|
|
define void @test_vst1_fx_update(float** %ptr, <2 x float> %B) nounwind {
|
|
; CHECK: test_vst1_fx_update
|
|
; CHECK: st1 {v{{[0-9]+}}.2s}, [{{x[0-9]+|sp}}], #8
|
|
%A = load float** %ptr
|
|
%tmp0 = bitcast float* %A to i8*
|
|
call void @llvm.arm.neon.vst1.v2f32(i8* %tmp0, <2 x float> %B, i32 4)
|
|
%tmp2 = getelementptr float* %A, i32 2
|
|
store float* %tmp2, float** %ptr
|
|
ret void
|
|
}
|
|
|
|
define void @test_vst1_reg_update(i16** %ptr, <8 x i16> %B, i32 %inc) nounwind {
|
|
; CHECK: test_vst1_reg_update
|
|
; CHECK: st1 {v{{[0-9]+}}.8h}, [{{x[0-9]+|sp}}], x{{[0-9]+}}
|
|
%A = load i16** %ptr
|
|
%tmp0 = bitcast i16* %A to i8*
|
|
call void @llvm.arm.neon.vst1.v8i16(i8* %tmp0, <8 x i16> %B, i32 2)
|
|
%tmp1 = getelementptr i16* %A, i32 %inc
|
|
store i16* %tmp1, i16** %ptr
|
|
ret void
|
|
}
|
|
|
|
define void @test_vst2_fx_update(i64** %ptr, <1 x i64> %B) nounwind {
|
|
; CHECK: test_vst2_fx_update
|
|
; CHECK: st1 {v{{[0-9]+}}.1d, v{{[0-9]+}}.1d}, [{{x[0-9]+|sp}}], #16
|
|
%A = load i64** %ptr
|
|
%tmp0 = bitcast i64* %A to i8*
|
|
call void @llvm.arm.neon.vst2.v1i64(i8* %tmp0, <1 x i64> %B, <1 x i64> %B, i32 8)
|
|
%tmp1 = getelementptr i64* %A, i32 2
|
|
store i64* %tmp1, i64** %ptr
|
|
ret void
|
|
}
|
|
|
|
define void @test_vst2_reg_update(i8** %ptr, <8 x i8> %B, i32 %inc) nounwind {
|
|
; CHECK: test_vst2_reg_update
|
|
; CHECK: st2 {v{{[0-9]+}}.8b, v{{[0-9]+}}.8b}, [{{x[0-9]+|sp}}], x{{[0-9]+}}
|
|
%A = load i8** %ptr
|
|
call void @llvm.arm.neon.vst2.v8i8(i8* %A, <8 x i8> %B, <8 x i8> %B, i32 4)
|
|
%tmp0 = getelementptr i8* %A, i32 %inc
|
|
store i8* %tmp0, i8** %ptr
|
|
ret void
|
|
}
|
|
|
|
define void @test_vst3_fx_update(i32** %ptr, <2 x i32> %B) nounwind {
|
|
; CHECK: test_vst3_fx_update
|
|
; CHECK: st3 {v{{[0-9]+}}.2s, v{{[0-9]+}}.2s, v{{[0-9]+}}.2s}, [{{x[0-9]+|sp}}], #24
|
|
%A = load i32** %ptr
|
|
%tmp0 = bitcast i32* %A to i8*
|
|
call void @llvm.arm.neon.vst3.v2i32(i8* %tmp0, <2 x i32> %B, <2 x i32> %B, <2 x i32> %B, i32 4)
|
|
%tmp1 = getelementptr i32* %A, i32 6
|
|
store i32* %tmp1, i32** %ptr
|
|
ret void
|
|
}
|
|
|
|
define void @test_vst3_reg_update(i16** %ptr, <8 x i16> %B, i32 %inc) nounwind {
|
|
; CHECK: test_vst3_reg_update
|
|
; CHECK: st3 {v{{[0-9]+}}.8h, v{{[0-9]+}}.8h, v{{[0-9]+}}.8h}, [{{x[0-9]+|sp}}], x{{[0-9]+}}
|
|
%A = load i16** %ptr
|
|
%tmp0 = bitcast i16* %A to i8*
|
|
call void @llvm.arm.neon.vst3.v8i16(i8* %tmp0, <8 x i16> %B, <8 x i16> %B, <8 x i16> %B, i32 2)
|
|
%tmp1 = getelementptr i16* %A, i32 %inc
|
|
store i16* %tmp1, i16** %ptr
|
|
ret void
|
|
}
|
|
|
|
define void @test_vst4_fx_update(float** %ptr, <4 x float> %B) nounwind {
|
|
; CHECK: test_vst4_fx_update
|
|
; CHECK: st4 {v{{[0-9]+}}.4s, v{{[0-9]+}}.4s, v{{[0-9]+}}.4s, v{{[0-9]+}}.4s}, [{{x[0-9]+|sp}}], #64
|
|
%A = load float** %ptr
|
|
%tmp0 = bitcast float* %A to i8*
|
|
call void @llvm.arm.neon.vst4.v4f32(i8* %tmp0, <4 x float> %B, <4 x float> %B, <4 x float> %B, <4 x float> %B, i32 4)
|
|
%tmp1 = getelementptr float* %A, i32 16
|
|
store float* %tmp1, float** %ptr
|
|
ret void
|
|
}
|
|
|
|
define void @test_vst4_reg_update(i8** %ptr, <8 x i8> %B, i32 %inc) nounwind {
|
|
; CHECK: test_vst4_reg_update
|
|
; CHECK: st4 {v{{[0-9]+}}.8b, v{{[0-9]+}}.8b, v{{[0-9]+}}.8b, v{{[0-9]+}}.8b}, [{{x[0-9]+|sp}}], x{{[0-9]+}}
|
|
%A = load i8** %ptr
|
|
call void @llvm.arm.neon.vst4.v8i8(i8* %A, <8 x i8> %B, <8 x i8> %B, <8 x i8> %B, <8 x i8> %B, i32 1)
|
|
%tmp0 = getelementptr i8* %A, i32 %inc
|
|
store i8* %tmp0, i8** %ptr
|
|
ret void
|
|
}
|
|
|
|
|
|
declare <4 x i16> @llvm.arm.neon.vld1.v4i16(i8*, i32)
|
|
declare <2 x i32> @llvm.arm.neon.vld1.v2i32(i8*, i32)
|
|
declare { <16 x i8>, <16 x i8> } @llvm.arm.neon.vld2.v16i8(i8*, i32)
|
|
declare { <2 x float>, <2 x float> } @llvm.arm.neon.vld2.v2f32(i8*, i32)
|
|
declare { <4 x i16>, <4 x i16>, <4 x i16> } @llvm.arm.neon.vld3.v4i16(i8*, i32)
|
|
declare { <4 x i32>, <4 x i32>, <4 x i32> } @llvm.arm.neon.vld3.v4i32(i8*, i32)
|
|
declare { <8 x i16>, <8 x i16>, <8 x i16>, <8 x i16> } @llvm.arm.neon.vld4.v8i16(i8*, i32)
|
|
declare { <8 x i8>, <8 x i8>, <8 x i8>, <8 x i8> } @llvm.arm.neon.vld4.v8i8(i8*, i32)
|
|
|
|
declare void @llvm.arm.neon.vst1.v2f32(i8*, <2 x float>, i32)
|
|
declare void @llvm.arm.neon.vst1.v8i16(i8*, <8 x i16>, i32)
|
|
declare void @llvm.arm.neon.vst2.v1i64(i8*, <1 x i64>, <1 x i64>, i32)
|
|
declare void @llvm.arm.neon.vst2.v8i8(i8*, <8 x i8>, <8 x i8>, i32)
|
|
declare void @llvm.arm.neon.vst3.v2i32(i8*, <2 x i32>, <2 x i32>, <2 x i32>, i32)
|
|
declare void @llvm.arm.neon.vst3.v8i16(i8*, <8 x i16>, <8 x i16>, <8 x i16>, i32)
|
|
declare void @llvm.arm.neon.vst4.v4f32(i8*, <4 x float>, <4 x float>, <4 x float>, <4 x float>, i32)
|
|
declare void @llvm.arm.neon.vst4.v8i8(i8*, <8 x i8>, <8 x i8>, <8 x i8>, <8 x i8>, i32)
|