mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-08 18:30:04 +00:00
fe2b8b1960
Summary: ... and after all that refactoring, it's possible to distinguish softfloat floating point values from integers so this patch no longer breaks softfloat to do it. Remove direct handling of i32's in the N32/N64 ABI by promoting them to i64. This more closely reflects the ABI documentation and also fixes problems with stack arguments on big-endian targets. We now rely on signext/zeroext annotations (already generated by clang) and the Assert[SZ]ext nodes to avoid the introduction of unnecessary sign/zero extends. It was not possible to convert three tests to use signext/zeroext. These tests are bswap.ll, ctlz-v.ll, ctlz-v.ll. It's not possible to put signext on a vector type so we just accept the sign extends here for now. These tests don't pass the vectors the same way clang does (clang puts multiple elements in the same argument, these map 1 element to 1 argument) so we don't need to worry too much about it. With this patch, all known N32/N64 bugs should be fixed and we now pass the first 10,000 tests generated by ABITest.py. Subscribers: llvm-commits Differential Revision: http://reviews.llvm.org/D6117 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@221534 91177308-0d34-0410-b5e6-96231b3b80d8
40 lines
1.5 KiB
LLVM
40 lines
1.5 KiB
LLVM
; RUN: llc < %s -march=mipsel -mcpu=mips32r2 | FileCheck %s -check-prefix=MIPS32
|
|
; RUN: llc < %s -march=mips64el -mcpu=mips64r2 | FileCheck %s -check-prefix=MIPS64
|
|
|
|
declare <2 x i32> @llvm.cttz.v2i32(<2 x i32>, i1)
|
|
|
|
define <2 x i32> @cttzv2i32(<2 x i32> %x) {
|
|
entry:
|
|
; MIPS32-DAG: addiu $[[R0:[0-9]+]], $4, -1
|
|
; MIPS32-DAG: not $[[R1:[0-9]+]], $4
|
|
; MIPS32-DAG: and $[[R2:[0-9]+]], $[[R1]], $[[R0]]
|
|
; MIPS32-DAG: clz $[[R3:[0-9]+]], $[[R2]]
|
|
; MIPS32-DAG: addiu $[[R4:[0-9]+]], $zero, 32
|
|
; MIPS32-DAG: subu $2, $[[R4]], $[[R3]]
|
|
; MIPS32-DAG: addiu $[[R5:[0-9]+]], $5, -1
|
|
; MIPS32-DAG: not $[[R6:[0-9]+]], $5
|
|
; MIPS32-DAG: and $[[R7:[0-9]+]], $[[R6]], $[[R5]]
|
|
; MIPS32-DAG: clz $[[R8:[0-9]+]], $[[R7]]
|
|
; MIPS32-DAG: jr $ra
|
|
; MIPS32-DAG: subu $3, $[[R4]], $[[R8]]
|
|
|
|
; MIPS64-DAG: sll $[[A0:[0-9]+]], $4, 0
|
|
; MIPS64-DAG: addiu $[[R0:[0-9]+]], $[[A0]], -1
|
|
; MIPS64-DAG: not $[[R1:[0-9]+]], $[[A0]]
|
|
; MIPS64-DAG: and $[[R2:[0-9]+]], $[[R1]], $[[R0]]
|
|
; MIPS64-DAG: clz $[[R3:[0-9]+]], $[[R2]]
|
|
; MIPS64-DAG: addiu $[[R4:[0-9]+]], $zero, 32
|
|
; MIPS64-DAG: subu $2, $[[R4]], $[[R3]]
|
|
; MIPS64-DAG: sll $[[A1:[0-9]+]], $5, 0
|
|
; MIPS64-DAG: addiu $[[R5:[0-9]+]], $[[A1]], -1
|
|
; MIPS64-DAG: not $[[R6:[0-9]+]], $[[A1]]
|
|
; MIPS64-DAG: and $[[R7:[0-9]+]], $[[R6]], $[[R5]]
|
|
; MIPS64-DAG: clz $[[R8:[0-9]+]], $[[R7]]
|
|
; MIPS64-DAG: jr $ra
|
|
; MIPS64-DAG: subu $3, $[[R4]], $[[R8]]
|
|
|
|
%ret = call <2 x i32> @llvm.cttz.v2i32(<2 x i32> %x, i1 true)
|
|
ret <2 x i32> %ret
|
|
}
|
|
|