mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-08 18:30:04 +00:00
d9accc1e5f
filler such as if delay slot filler have to put NOP instruction into the delay slot of microMIPS BEQ or BNE instruction which uses the register $0, then instead of emitting NOP this instruction is replaced by the corresponding microMIPS compact branch instruction, i.e. BEQZC or BNEZC. Differential Revision: http://reviews.llvm.org/D3566 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@222580 91177308-0d34-0410-b5e6-96231b3b80d8
20 lines
415 B
LLVM
20 lines
415 B
LLVM
; RUN: llc %s -march=mipsel -mattr=micromips -filetype=asm -O3 \
|
|
; RUN: -disable-mips-delay-filler -relocation-model=pic -o - | FileCheck %s
|
|
|
|
define void @main() nounwind uwtable {
|
|
entry:
|
|
%x = alloca i32, align 4
|
|
%0 = load i32* %x, align 4
|
|
%cmp = icmp eq i32 %0, 0
|
|
br i1 %cmp, label %if.then, label %if.end
|
|
|
|
if.then:
|
|
store i32 10, i32* %x, align 4
|
|
br label %if.end
|
|
|
|
if.end:
|
|
ret void
|
|
}
|
|
|
|
; CHECK: bnezc
|