mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-19 03:29:22 +00:00
0a8fd30c1b
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@12714 91177308-0d34-0410-b5e6-96231b3b80d8
57 lines
2.5 KiB
Makefile
57 lines
2.5 KiB
Makefile
##===- lib/Target/X86/Makefile -----------------------------*- Makefile -*-===##
|
|
#
|
|
# The LLVM Compiler Infrastructure
|
|
#
|
|
# This file was developed by the LLVM research group and is distributed under
|
|
# the University of Illinois Open Source License. See LICENSE.TXT for details.
|
|
#
|
|
##===----------------------------------------------------------------------===##
|
|
LEVEL = ../../..
|
|
LIBRARYNAME = x86
|
|
include $(LEVEL)/Makefile.common
|
|
|
|
# Make sure that tblgen is run, first thing.
|
|
$(SourceDepend): X86GenRegisterInfo.h.inc X86GenRegisterNames.inc \
|
|
X86GenRegisterInfo.inc X86GenInstrNames.inc \
|
|
X86GenInstrInfo.inc X86GenSimpInstrSelector.inc \
|
|
X86GenInstrSelector.inc
|
|
|
|
X86GenRegisterNames.inc:: $(SourceDir)/X86.td $(SourceDir)/X86RegisterInfo.td \
|
|
$(SourceDir)/../Target.td $(TBLGEN)
|
|
@echo "Building X86.td register names with tblgen"
|
|
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-register-enums -o $@
|
|
|
|
X86GenRegisterInfo.h.inc:: $(SourceDir)/X86.td $(SourceDir)/X86RegisterInfo.td \
|
|
$(SourceDir)/../Target.td $(TBLGEN)
|
|
@echo "Building X86.td register information header with tblgen"
|
|
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-register-desc-header -o $@
|
|
|
|
X86GenRegisterInfo.inc:: $(SourceDir)/X86.td $(SourceDir)/X86RegisterInfo.td \
|
|
$(SourceDir)/../Target.td $(TBLGEN)
|
|
@echo "Building X86.td register information implementation with tblgen"
|
|
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-register-desc -o $@
|
|
|
|
X86GenInstrNames.inc:: $(SourceDir)/X86.td $(SourceDir)/X86InstrInfo.td \
|
|
$(SourceDir)/../Target.td $(TBLGEN)
|
|
@echo "Building X86.td instruction names with tblgen"
|
|
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-instr-enums -o $@
|
|
|
|
X86GenInstrInfo.inc:: $(SourceDir)/X86.td $(SourceDir)/X86InstrInfo.td \
|
|
$(SourceDir)/../Target.td $(TBLGEN)
|
|
@echo "Building X86.td instruction information with tblgen"
|
|
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-instr-desc -o $@
|
|
|
|
X86GenSimpInstrSelector.inc:: $(SourceDir)/X86InstrSel.td $(TBLGEN)
|
|
@echo "Building X86.td simple instruction selector with tblgen"
|
|
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-simp-instr-sel -o $@
|
|
|
|
X86GenInstrSelector.inc:: $(SourceDir)/X86.td $(SourceDir)/X86InstrInfo.td \
|
|
$(SourceDir)/../Target.td $(TBLGEN)
|
|
@echo "Building X86.td instruction selector with tblgen"
|
|
$(VERB) $(TBLGEN) -I $(BUILD_SRC_DIR) $< -gen-instr-selector -o $@
|
|
|
|
|
|
|
|
clean::
|
|
$(VERB) rm -f *.inc
|