mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-23 16:30:00 +00:00
7c9c6ed761
Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
57 lines
1.8 KiB
LLVM
57 lines
1.8 KiB
LLVM
; RUN: opt < %s -indvars -S | FileCheck %s
|
|
|
|
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n32:64"
|
|
|
|
; Indvars should be able to fold IV increments into shr when low bits are zero.
|
|
;
|
|
; CHECK-LABEL: @foldIncShr(
|
|
; CHECK: shr.1 = lshr i32 %0, 5
|
|
define i32 @foldIncShr(i32* %bitmap, i32 %bit_addr, i32 %nbits) nounwind {
|
|
entry:
|
|
br label %while.body
|
|
|
|
while.body:
|
|
%0 = phi i32 [ 0, %entry ], [ %inc.2, %while.body ]
|
|
%shr = lshr i32 %0, 5
|
|
%arrayidx = getelementptr inbounds i32, i32* %bitmap, i32 %shr
|
|
%tmp6 = load i32, i32* %arrayidx, align 4
|
|
%inc.1 = add i32 %0, 1
|
|
%shr.1 = lshr i32 %inc.1, 5
|
|
%arrayidx.1 = getelementptr inbounds i32, i32* %bitmap, i32 %shr.1
|
|
%tmp6.1 = load i32, i32* %arrayidx.1, align 4
|
|
%inc.2 = add i32 %inc.1, 1
|
|
%exitcond.3 = icmp eq i32 %inc.2, 128
|
|
br i1 %exitcond.3, label %while.end, label %while.body
|
|
|
|
while.end:
|
|
%r = add i32 %tmp6, %tmp6.1
|
|
ret i32 %r
|
|
}
|
|
|
|
; Invdars should not fold an increment into shr unless 2^shiftBits is
|
|
; a multiple of the recurrence step.
|
|
;
|
|
; CHECK-LABEL: @noFoldIncShr(
|
|
; CHECK: shr.1 = lshr i32 %inc.1, 5
|
|
define i32 @noFoldIncShr(i32* %bitmap, i32 %bit_addr, i32 %nbits) nounwind {
|
|
entry:
|
|
br label %while.body
|
|
|
|
while.body:
|
|
%0 = phi i32 [ 0, %entry ], [ %inc.3, %while.body ]
|
|
%shr = lshr i32 %0, 5
|
|
%arrayidx = getelementptr inbounds i32, i32* %bitmap, i32 %shr
|
|
%tmp6 = load i32, i32* %arrayidx, align 4
|
|
%inc.1 = add i32 %0, 1
|
|
%shr.1 = lshr i32 %inc.1, 5
|
|
%arrayidx.1 = getelementptr inbounds i32, i32* %bitmap, i32 %shr.1
|
|
%tmp6.1 = load i32, i32* %arrayidx.1, align 4
|
|
%inc.3 = add i32 %inc.1, 2
|
|
%exitcond.3 = icmp eq i32 %inc.3, 96
|
|
br i1 %exitcond.3, label %while.end, label %while.body
|
|
|
|
while.end:
|
|
%r = add i32 %tmp6, %tmp6.1
|
|
ret i32 %r
|
|
}
|