mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 04:30:12 +00:00
7c9c6ed761
Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
40 lines
1.1 KiB
LLVM
40 lines
1.1 KiB
LLVM
; RUN: llc < %s -o /dev/null "-mtriple=thumbv7-apple-ios" -debug-only=post-RA-sched 2> %t
|
|
; RUN: FileCheck %s < %t
|
|
; REQUIRES: asserts
|
|
; Make sure that mayalias store-load dependencies have one cycle
|
|
; latency regardless of whether they are barriers or not.
|
|
|
|
; CHECK: ** List Scheduling
|
|
; CHECK: SU(2){{.*}}STR{{.*}}Volatile
|
|
; CHECK-NOT: ch SU
|
|
; CHECK: ch SU(3): Latency=1
|
|
; CHECK-NOT: ch SU
|
|
; CHECK: SU(3){{.*}}LDR{{.*}}Volatile
|
|
; CHECK-NOT: ch SU
|
|
; CHECK: ch SU(2): Latency=1
|
|
; CHECK-NOT: ch SU
|
|
; CHECK: Successors:
|
|
; CHECK: ** List Scheduling
|
|
; CHECK: SU(2){{.*}}STR{{.*}}
|
|
; CHECK-NOT: ch SU
|
|
; CHECK: ch SU(3): Latency=1
|
|
; CHECK-NOT: ch SU
|
|
; CHECK: SU(3){{.*}}LDR{{.*}}
|
|
; CHECK-NOT: ch SU
|
|
; CHECK: ch SU(2): Latency=1
|
|
; CHECK-NOT: ch SU
|
|
; CHECK: Successors:
|
|
define i32 @f1(i32* nocapture %p1, i32* nocapture %p2) nounwind {
|
|
entry:
|
|
store volatile i32 65540, i32* %p1, align 4
|
|
%0 = load volatile i32, i32* %p2, align 4
|
|
ret i32 %0
|
|
}
|
|
|
|
define i32 @f2(i32* nocapture %p1, i32* nocapture %p2) nounwind {
|
|
entry:
|
|
store i32 65540, i32* %p1, align 4
|
|
%0 = load i32, i32* %p2, align 4
|
|
ret i32 %0
|
|
}
|