mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-14 11:32:34 +00:00
27b1252c13
This changes the tests that were targeting ARM EABI to explicitly specify the environment rather than relying on the default. This breaks with the new Windows on ARM support when running the tests on Windows where the default environment is no longer EABI. Take the opportunity to avoid a pointless redirect (helps when trying to debug with providing a command line invocation which can be copy and pasted) and removing a few greps in favour of FileCheck. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@205541 91177308-0d34-0410-b5e6-96231b3b80d8
124 lines
2.7 KiB
LLVM
124 lines
2.7 KiB
LLVM
; RUN: llc -mtriple=arm-eabi -float-abi=soft -mattr=+neon,+v6t2 -no-integrated-as %s -o - \
|
|
; RUN: | FileCheck %s
|
|
|
|
; Radar 7449043
|
|
%struct.int32x4_t = type { <4 x i32> }
|
|
|
|
define void @t() nounwind {
|
|
entry:
|
|
; CHECK: vmov.I64 q15, #0
|
|
; CHECK: vmov.32 d30[0],
|
|
; CHECK: vmov q8, q15
|
|
%tmp = alloca %struct.int32x4_t, align 16
|
|
call void asm sideeffect "vmov.I64 q15, #0\0Avmov.32 d30[0], $1\0Avmov ${0:q}, q15\0A", "=*w,r,~{d31},~{d30}"(%struct.int32x4_t* %tmp, i32 8192) nounwind
|
|
ret void
|
|
}
|
|
|
|
; Radar 7457110
|
|
%struct.int32x2_t = type { <4 x i32> }
|
|
|
|
define void @t2() nounwind {
|
|
entry:
|
|
; CHECK: vmov d30, d16
|
|
; CHECK: vmov.32 r0, d30[0]
|
|
%asmtmp2 = tail call i32 asm sideeffect "vmov d30, $1\0Avmov.32 $0, d30[0]\0A", "=r,w,~{d30}"(<2 x i32> undef) nounwind
|
|
ret void
|
|
}
|
|
|
|
; Radar 9306086
|
|
|
|
%0 = type { <8 x i8>, <16 x i8>* }
|
|
|
|
define hidden void @conv4_8_E() nounwind {
|
|
entry:
|
|
%asmtmp31 = call %0 asm "vld1.u8 {$0}, [$1:128]!\0A", "=w,=r,1"(<16 x i8>* undef) nounwind
|
|
unreachable
|
|
}
|
|
|
|
; Radar 9037836 & 9119939
|
|
|
|
define i32 @t3() nounwind {
|
|
entry:
|
|
tail call void asm sideeffect "flds s15, $0 \0A", "^Uv|m,~{s15}"(float 1.000000e+00) nounwind
|
|
ret i32 0
|
|
}
|
|
|
|
; Radar 9037836 & 9119939
|
|
|
|
@k.2126 = internal unnamed_addr global float 1.000000e+00
|
|
define i32 @t4() nounwind {
|
|
entry:
|
|
call void asm sideeffect "flds s15, $0 \0A", "*^Uv,~{s15}"(float* @k.2126) nounwind
|
|
ret i32 0
|
|
}
|
|
|
|
; Radar 9037836 & 9119939
|
|
|
|
define i32 @t5() nounwind {
|
|
entry:
|
|
call void asm sideeffect "flds s15, $0 \0A", "*^Uvm,~{s15}"(float* @k.2126) nounwind
|
|
ret i32 0
|
|
}
|
|
|
|
; Radar 9307836 & 9119939
|
|
|
|
define float @t6(float %y) nounwind {
|
|
entry:
|
|
; CHECK: t6
|
|
; CHECK: flds s15, s0
|
|
%0 = tail call float asm "flds s15, $0", "=x"() nounwind
|
|
ret float %0
|
|
}
|
|
|
|
; Radar 9307836 & 9119939
|
|
|
|
define double @t7(double %y) nounwind {
|
|
entry:
|
|
; CHECK: t7
|
|
; CHECK: flds s15, d0
|
|
%0 = tail call double asm "flds s15, $0", "=x"() nounwind
|
|
ret double %0
|
|
}
|
|
|
|
; Radar 9307836 & 9119939
|
|
|
|
define float @t8(float %y) nounwind {
|
|
entry:
|
|
; CHECK: t8
|
|
; CHECK: flds s15, s0
|
|
%0 = tail call float asm "flds s15, $0", "=t"() nounwind
|
|
ret float %0
|
|
}
|
|
|
|
; Radar 9307836 & 9119939
|
|
|
|
define i32 @t9(i32 %r0) nounwind {
|
|
entry:
|
|
; CHECK: t9
|
|
; CHECK: movw r0, #27182
|
|
%0 = tail call i32 asm "movw $0, $1", "=r,j"(i32 27182) nounwind
|
|
ret i32 %0
|
|
}
|
|
|
|
; Radar 9866494
|
|
|
|
define void @t10(i8* %f, i32 %g) nounwind {
|
|
entry:
|
|
; CHECK: t10
|
|
; CHECK: str r1, [r0]
|
|
%f.addr = alloca i8*, align 4
|
|
store i8* %f, i8** %f.addr, align 4
|
|
call void asm "str $1, $0", "=*Q,r"(i8** %f.addr, i32 %g) nounwind
|
|
ret void
|
|
}
|
|
|
|
; Radar 10551006
|
|
|
|
define <4 x i32> @t11(i32* %p) nounwind {
|
|
entry:
|
|
; CHECK: t11
|
|
; CHECK: vld1.s32 {d16[], d17[]}, [r0]
|
|
%0 = tail call <4 x i32> asm "vld1.s32 {${0:e}[], ${0:f}[]}, [$1]", "=w,r"(i32* %p) nounwind
|
|
ret <4 x i32> %0
|
|
}
|