mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-13 20:32:21 +00:00
b89304eb7c
The SLP vectorizer should propagate IR-level optimization hints/flags (nsw, nuw, exact, fast-math) when converting scalar instructions into vectors. But this isn't a simple copy - we need to take the intersection (the logical 'and') of the sets of flags on the scalars. The solution is further complicated because we can have non-uniform (non-SIMD) vector ops after: http://reviews.llvm.org/D4015 http://llvm.org/viewvc/llvm-project?view=revision&revision=211339 The vast majority of changed files are existing tests that were not propagating IR flags, but I've also added a new test file for focused testing of IR flag possibilities. Differential Revision: http://reviews.llvm.org/D5172 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@217051 91177308-0d34-0410-b5e6-96231b3b80d8
48 lines
1.4 KiB
LLVM
48 lines
1.4 KiB
LLVM
; RUN: opt < %s -basicaa -slp-vectorizer -dce -S -mtriple=x86_64-apple-macosx10.8.0 -mcpu=corei7-avx | FileCheck %s
|
|
|
|
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
|
|
target triple = "x86_64-apple-macosx10.7.0"
|
|
|
|
;int foo (int *A, int n) {
|
|
; A[0] += n * 5 + 7;
|
|
; A[1] += n * 5 + 8;
|
|
; A[2] += n * 5 + 9;
|
|
; A[3] += n * 5 + 10;
|
|
; A[4] += n * 5 + 11;
|
|
;}
|
|
|
|
;CHECK-LABEL: @foo(
|
|
;CHECK: insertelement <4 x i32>
|
|
;CHECK: load <4 x i32>
|
|
;CHECK: add nsw <4 x i32>
|
|
;CHECK: store <4 x i32>
|
|
;CHECK: ret
|
|
define i32 @foo(i32* nocapture %A, i32 %n) {
|
|
%1 = mul nsw i32 %n, 5
|
|
%2 = add nsw i32 %1, 7
|
|
%3 = load i32* %A, align 4
|
|
%4 = add nsw i32 %2, %3
|
|
store i32 %4, i32* %A, align 4
|
|
%5 = add nsw i32 %1, 8
|
|
%6 = getelementptr inbounds i32* %A, i64 1
|
|
%7 = load i32* %6, align 4
|
|
%8 = add nsw i32 %5, %7
|
|
store i32 %8, i32* %6, align 4
|
|
%9 = add nsw i32 %1, 9
|
|
%10 = getelementptr inbounds i32* %A, i64 2
|
|
%11 = load i32* %10, align 4
|
|
%12 = add nsw i32 %9, %11
|
|
store i32 %12, i32* %10, align 4
|
|
%13 = add nsw i32 %1, 10
|
|
%14 = getelementptr inbounds i32* %A, i64 3
|
|
%15 = load i32* %14, align 4
|
|
%16 = add nsw i32 %13, %15
|
|
store i32 %16, i32* %14, align 4
|
|
%17 = add nsw i32 %1, 11
|
|
%18 = getelementptr inbounds i32* %A, i64 4
|
|
%19 = load i32* %18, align 4
|
|
%20 = add nsw i32 %17, %19
|
|
store i32 %20, i32* %18, align 4
|
|
ret i32 undef
|
|
}
|